Parallel Performance Project Research Paper

Research Paper

Hierarchical Performance Modeling with MACS: A Case Study of the Convex C-240
Eric L. Boyd and Edward S. Davidson
Proceedings of the 20th International Symposium on Computer Architecture, pp 203-212, May 93.

Abstract

The MACS performance model introduced here can be applied to a Machine and Application of interest, the Compiler-generated workload, and the Scheduling of the workload by the compiler. The MA, MAC, and MACS bounds each fix the named subset of M, A, C, and S while freeing the bound from the constraints imposed by the others. A/X performance measurement is used to measure access-only and execute-only code performance. Such hierarchical performance modeling exposes the gaps between the various bounds, the A/X measurements, and the actual performance, thereby focusing performance optimization at the appropriate levels in a systematic and goal-directed manner. A simple, but detailed, case study of the Convex C-240 vector mini-supercomputer illustrates the method.
Back to Publication List, or Parallel Performance Project Home Page