Santosh G. Abraham

Former Professor

Currently at (8/95):
Hewlett-Packard Laboratories
3L-5, 1501 Page Mill Road
Palo Alto, CA 94304
PH: (415) 857-8060
Email: abraham@hpl.hp.com

Publications

Evaluating the Communication Performance of MPPs Using Synthetic Sparse Matrix Multiplication Workloads
Eric L. Boyd, John-David Wellman,Santosh G. Abraham, and Edward S. Davidson
Proceedings of the International Conference on Supercomputing, November 93.
Abstract

Approaching a Machine-Application Bound in Delivered Performance on Scientific Code
William Mangione-Smith, Tien-Pao Shih,Santosh G. Abraham, and Edward S. Davidson
Special Issue of IEEE Proceedings on Computer Performance Analysis, August 93.
Abstract

KSR1 Multiprocessor: Analysis of Latency Hiding Techniques in a Sparse Solver
Daniel Windheiser, Eric L. Boyd, Eric Hao, Santosh G. Abraham, and Edward S. Davidson
Proceedings of the 7th International Parallel Processing Symposium, pp 454-461, April 94.
Abstract

A Performance Comparison of the IBM RS/6000 and the Astronautics ZS-1
William H. Mangione-Smith, Santosh G. Abraham, and Edward S. Davidson
IEEE Computer, Vol 24(1), pp 39-46, January 91.

Architectural vs. Delivered Performance of the IBM RS/6000 and the Astronautics ZS-1
William H. Mangione-Smith, Santosh G. Abraham, and Edward S. Davidson
Proc. Twenty-Fourth Hawaii International Conference on System Sciences, pp 397-408, January 91.

Impact of Load Imbalance on the Design of Software barriers
A. E. Eichenberger and S. G. Abraham
Proceedings of the 1995 International Conference on Parallel Processing, Vol II, pp 63-72, August 95.
Abstract

Imbalance and Fuzzy Barriers for Scalable Shared-Memory Multiprocessors
A. E. Eichenberger and S. G. Abraham
Proceeding of the 28th Hawaii International Conference on System Sciences, pp 262-271, January 95.
Abstract

Data and Program Restructuring of Irregular Applications for Cache-Coherent Multiprocessors
Karen A. Tomko and Santosh G. Abraham
Proceedings of the International Conference on Supercomputing, pp 214-225, July 94.
Abstract

Predictability of Load/Store Instruction Latencies
Santosh G. Abraham, Rabin A. Sugumar, Daniel Windheiser, B. R. Rau and Rajiv Gupta
Proceedings of the 26th Annual International Symposium on Microarchitecture, November 93.
Abstract

Efficient Simulation of Caches under Optimal Replacement with Applications to Miss Characterization
Rabin A. Sugumar and Santosh G. Abraham
Proceedings of the ACM SIGMETRICS Conference, pp 24-35, 93
Abstract

Efficient Simulation of Multiple Cache Configurations using Binomial Trees
Rabin A. Sugumar and Santosh G. Abraham
Technical Report CSE-TR-111-91, University of Michigan, 91.
Abstract

Minimizing Register Requirements of a Modulo Schedule via Optimum Stage Scheduling
A. E. Eichenberger, E. S. Davidson, and S. G. Abraham
International Journal of Parallel Programming, February, 1996
Abstract

Optimum Modulo Schedules for Minimum Register Requirements
A. E. Eichenberger, E. S. Davidson, and S. G. Abraham
Proceedings of the 1995 International Conference on Supercomputing, pp 31-40, July 95.
Abstract

Minimum Register Requirements for a Modulo Schedule
A. E. Eichenberger, S. G. Abraham, and E. S. Davidson
Proceedings of the 27th Annual International Symposium on Microarchitecture, pp 75-84, November 94.
Abstract

Back to Parallel Performance Project Home Page