

```

1  module fourBitAdder(a,b,s,co);
2  input wire [3:0]a,b; //declare two four bit inputs a and b
3  output wire [3:0]s; //declare one four bit output s
4  output wire co;      //a one bit output for the carry out
5
6  wire co0,co1,co2; //declare three intermediate wires that
7                    //will connect the output of one module
8                    //to the input of another module.
9  /*
10 SYNTAX NOTE:
11 if I have a module that has the following declaration
12     testModule(in1,in2,out1);//all 1 bit width
13 and the following code in another module:
14     wire a,b,c;
15     testModule one(.in1(a),.in2(b),.out1(c));
16
17 it will create a module that uses a for the input to in1
18 b for the input to in2
19 c for the output of out1
20
21 meaning the syntax is:
22     .port_on_module_you_are_connecting_to(wire_in_current_module)
23
24
25 */
26
27 //create our first half adder co0 is a output for carryout that will
28 //serve as the carryin for the first fulladder(fa1)
29 halfAdder ha0(.a(a[0]),.b(b[0]),.s(s[0]),.co(co0));
30
31
32
33 //create the first full adder(fa1) that takes in co0 as the carry in bit
34 //and has co1 as the carryoutbit which feeds into fa2
35 fullAdder fa1(.a(a[1]),.b(b[1]),.ci(co0),.co(co1),.s(s[1]));
36
37 //create the second full adder(fa2) that takes in co1 as the carry
38 //in bit from fa1 and has co2 as teh carry out bit which feeds into fa3
39 fullAdder fa2(.a(a[2]),.b(b[2]),.ci(co1),.co(co2),.s(s[2]));
40
41
42
43 //create the last full adder(fa3) that takes in co2 as its carry in bit
44 //from fa2 and then outputs the final sum bit and the fourBitAdders carryout
45 fullAdder fa3(.a(a[3]),.b(b[3]),.ci(co2),.co(co),.s(s[3]));
46
47
48
49 endmodule
50
51
52 module halfAdder(a,b,s,co);//halfAdder declaration
53 input wire a,b;//input of a and b
54 output wire s,co;//outputs
55
56 //output logic that is found in your book!
57 assign s = a^b;
58 assign co = a&b;
59
60 endmodule
61
62 module fullAdder(a,b,ci, co, s);//fullAdder declaration
63 input wire a, b, ci;//full adder also has a carry in bit
64 output wire co, s; //outputs
65
66 //output logic that is found in your book!
67 assign s = a^b^ci;
68 assign co = (b&ci) | (a&ci) | (a&b);
69 endmodule

```