### **EECS 270 Quick Reference Simulation Guide**





```
`timescale 1 ns/1 ns //time scale for the test bench
module my testbench module(); // the test bench module
 reg A s, B s; //define stimulus input ports
 wire C s; //define stimulus output port
 //the following connects the test procedure below to my design
 my_design t1(.A(A_s), .B(B_s),.C(C_s));
 //what follows is the test procedure
initial begin
 //test all possible input conditions
 //#10 means wait 10 time scale units (defined to be ns above)
 A s <= 0; B s <= 0; //set 1st test case
 #10;
                      //wait 10ns
 A_s <= 1; B_s <= 0; //set 2nd test case
 #10;
                      //wait 10ns
 A s <= 0; B s <= 1; //set 3rd test case
 #10;
                      //wait 10ns
 A s <= 1; B s <= 1; //set 4th test case
                      //wait 10ns
 #10;
 end
 endmodule
```

Test Bench File (my\_testbench\_file.v)

#### **Test Bench Essentials**

- 1. The top level test bench module name "my\_testbench\_module" is arbitrary, but unique.
- 2. The design file name "my\_design" must be named exactly as the design file name.
- 3. The instance name "t1" is arbitrary, but unique.
- 4. The port references (pins) to my\_design must use the same name as the design (A, B and C).
- 5. The port (variable) references to the simulation must follow the declaration naming and be unique A\_s, etc
- 6. The output simulation port "C" needs to be declared as a wire.
- 7. Naming should start with a lower or upper case letter.

Setting Up the Quartus Project for Simulation

G0 10. <i>F</i>			y.
	Simulation		
	Specify options for generating output nies for use with other EDA tools.		
	Tool name: ModelSim-Altera		t the MedalCine
	Run gate-level simulation automatically after compilation	Selec	t the ModelSim-
	EDA Netlist Writer settings	Alter	a tool
	Format for output netlist: Verilog HDL Ver		
Select Verilog	Output directory: simulation/modelsim		
	Map illegal HDL characters Enable glitch filtering		
	Options for Power Estimation		
	Generate Value Change Dump (VCD) file script Script Settings		
	Design instance name:		
	Mana 204 Maliah Ulahan Cablana		
	Nativel ink settions		
	○ None		Select Test Benches
Select	Compile test bench:		to link vour test
Compile test	Use script to set up simulation:		, hench module
bench	O Script to compile test hench:		
			name and file.
	More NativeLink Settings		
	OK Cancel Apply Help		
	Go To: Test Benches and Select New	7.7.8	
		This field	names the test
	PNew Test Bench Settings	bench an	d associates the top
	Create new test bench settings.	lovol moc	tulo namo and filo
	Test hench name: on hlue		
	Top level module in test hench: my, testhench, module	location f	or the test bench.
	Use test bench to perform WHDL timing simulation		o-1
This field MALICE he nemed	Pesign instance name in test bench: NA	It does No	OT have to be the
	Simulation period	same nan	ne as the module
the module name in your	Run simulation until all vector stimuli are used	name or f	file name, but can
test bench file.	O End simulation at:	be.	
	Test bench files		
It does NOT have to be the	File name:		
same as the file name or	File Name Library HDL Version Percent		
test bench name field. but	Remove		
, can he	Up		Browse to test
curi bc.	Down		bench file
	Properties		
	OK Cancel Help		

## Go To: Assignments $\rightarrow$ Settings $\rightarrow$ Simulation and fill the field in accordingly.

### Browse, Select and Open my\_testbench\_file



#### Add to test bench library

New Test Bench Settings	×
Create new test bench settings.	
Test bench name: go_blue	
Top level module in test bench: my_testbench_module	
Use test bench to perform VHDL timing simulation	
Design instance name in test bench: NA	
Simulation period	
Run simulation until all vector stimuli are used	
O End simulation at:	
⊂ Test bench files	
File name:	Add
File Name Library HDL Version	Remove
my_testbench_fil Default	
	Up
	Down
	Properties
OK Cancel	Help

Acknowledge and return to the Simulation Settings Window

Note you must click APPLY for these setting to be accepted.

Settings - sim_example		
Category: General Files Libraries Operating Settings and Conditions Voltage Temperature Compilation Process Settings Early Timing Estimate Incremental Compilation Physical Synthesis Optimizations EDA Tool Settings Design Entry/Synthesis Simulation Timing Analysis Analysis & Synthesis Settings Verilog HDL Input Verilog HDL Input Verilog HDL Input Verilog HDL Input Verilog HDL Input Timing Analysis Settings Timing Analysis Settings Timing Analysis Settings Timing Analyser Settings	Simulation Specify options for generating output files for use with other EDA tools. Tool name: ModelSim-Altera Run gate-level simulation automatically after compilation EDA Netlist Writer settings Format for output netlist: Verilog HDL Time/scale	go_blue associates the top level module name
	Output directory:       simulation/modelsim         Map illegal HDL characters       Enable glitch fil         Options for Power Estimation       Generate Value Change Dump (VCD) file script         Script Settings       Design instance name:	my_testbench_module and file location my_testbench_file
- Classic Timing Analyzer Reporting Assembler Design Assistant SignalTap II Logic Analyzer Logic Analyzer Interface PowerPlay Power Analyzer Settings SSN Analyzer	yzer Reporting       More EDA Netlist Writer Settings)         NativeLink settings         Settings         O None         O Compile test bench:         Image: Display to set up simulation:         O Script to compile test bench:	Test Benches
< )	More NativeLink Settings OK Cancel	Reset

## Selecting Timing or Functional Simulation The default is for Timing Simulation To Select Functional Simulation, Select "More ED Netlist Writer Settings" Select On for "Generate netlist for functional simulation only"

Name:	Setting:	
Architecture name in VHDL output netlist	structure	
Bring out device-wide set/reset signals as ports	Off	
Disable detection of setup and hold time violations in the input registers of bi-directional pins	Off	
Do not write top level VHDL entity	Off	
Flatten buses into individual nodes	Off	
Senerate netlist for functional simulation only	On	
Senerate third-party EDA tool command script for RTL functional simulation	Off	
Senerate third-party EDA tool command script for gate-level simulation	Off	
ocation of user compiled simulation library	<none></none>	
Aaintain hierarchy	Off	
Fruncate long hierarchy paths	Off	

# **To Run Simulation**

- 1. Make Sure all Settings Were Saved
- 2. Processing→Start Compilation
- 3. Run EDA Simulation Tools→EDA Gate Level Simulation

The following page should open.



Click in the waveform window to activate the cursor, right click and select zoom out or use the minus key. You should be able to manipulate the waveform screen to see the simulation results.



add a second cursor, click on the plus sign in the lower left waveform window in the signal column. A second cursor will appear. The simulation time point and difference between the 2 cursors is displayed below on the time line.

