EECS 270 Midterm 1 Exam Closed book portion

Fall 2014

Name:	M	unique name:
Sign the honor code: I have neither g	given nor received aid on this	s exam nor observed anyone else doing so.
	MW QQC 3	d). If a clock has a product of loss is has a harpiness of
20/4 20/3	And the second s	The state of the s

Scores:

Problem #	Points
1 po demonstration of 2	/13
2 . Lambana de l'artist mes	/4
3	/6
4	/2
Total closed book	/25
Total open book	/75
Total	/100


NOTES:


- 1. This part of the exam is closed everything. No calculators, books, notes, etc.
- 2. Once you finish this part, turn it in and you'll be given the open book part. You won't be able to come back to this part.
- 3. There are 3 pages total. Count them to be sure you have them all.
- 4. You have about 120 minutes for the exam total. We'd suggest you not spend more than 25 or 30 minutes on this part.

1.	. Fill in each blank or circle the best answer.[13 points, -2 per w	rong or blank answer, min 0]
	a) The 5-bit 2's complement number representation of -7 is	11001
	b) 110110, when treated as a 6-bit signed-magnitude number, -22.	has a decimal representation of
	c) The range of representation for a 7-bit 2's complement num	ber is from <u>-64</u> to <u>63</u> .
	d) If a clock has a period of 2ns, it has a frequency of 50	MHz
	e) A <u>sum-of-products</u> representation of (A+!B) is	+ 18
	f) If you were to represent A*B*!C using canonical sum-of-pr maxterms.	oducts, there would be
	g) A 2-bit 4 to 1 MUX would require select lin	nes.
	h) That $(A*B) = !(!A+!B)$ is an example of the theorem named	De Morgan's law
	i) You are treating the 8-bit numbers A[7:0] and B[7:0] as uns	igned numbers. If you set
	B[4:0]=A[7:3] and B[7:5]=0.	
	B is now equal to A plus / minus / times / modulo / divided	by 2/3/4/8/16/32
2.	Draw gates which implement a 4-to-2 encoder. The inputs shou while the outputs should be named B1 and B0. You may use no (AND, OR, NOR, NAND, XOR or XNOR) and no other logic (14 points)	more than three 2-input gates

3. Complete the following timing diagram for an SR-latch with enable. You may assume that the time scale is such that the gate delay is extremely small and your answer should not reflect those delays. Changes shown to be simultaneous are exactly simultaneous. [6 points]

If the value is unknown (or oscillating) at some point, clearly indicate that with hashes (like this)





4. Consider the logic equation: A=X*(Y+!Y)+(X*!Y) Fill in the truth table for this equation. [2 points, no partial credit]

X	Y	A
0	0	0
0	1	0
1	0	1
1	1	in ¿

EECS 270 Midterm 1 Exam Open book portion Fall 2014

Name:	unique name:	
Sign the honor code:		
I have neither given nor	eceived aid on this exam nor observed anyone else doing so.	

Scores:

Problem #	Points
1	/7
2	/10
3	/12
4	/10
5	/8
6	/12
7	/8
8	/8
Total open book	/75

NOTES:


- 1. This part of the exam is open books and open notes. You may not use any device capable of communication (cell phones, calculators with wireless, etc.)
- 2. You have about 120 minutes for the exam total. We'd suggest you not spend more than 25 or 30 minutes on this part.
- 3. Some questions may be harder than others. Manage your time wisely.

1) Design a state transition diagram for a state machine that takes two inputs, A and B and has one output, X. X is to be a 1 if, and only if, A has been the same as B for the last two clock periods.

[7 points]

So if


A=000111001 B=100100001 X=001100011




$$A\ThetaB = A\overline{B} + \overline{A}B$$


$$\overline{A\ThetaB} = \overline{AB} + AB$$

2) Design a state transition diagram for a state machine that takes one input, A and has one output, X. x should be a 1 if, and only if, the last four values of A have been either 1011, 1001, or 0100. [10 points]






3) Draw the state transition diagram which is implemented by the above circuit. You should assume the initial state is when both flip-flops are "0". You should only include states that can be reached from the initial state. *Clearly show your work.* [12 points]



Initial State: 00 Reachable States: 10,01, 4) Design a state machine which implements the following state transition diagram. Assign state bits S[1:0] as 00 for state X, 01 for state Y, and 11 for state Z. You are to assume that you will never reach the state S[1:0]=10, so you don't care what happens in that case. You must show your work to get any credit! You only need to compute the next state and output logic, you don't need to draw the gates or flip-flops! Place your answer where shown, all answers must be in sum-of-products form. [10 points]



State assignment NS, NSO W So B State 0 0 0 0 State Output 0 D. D.C Current D. C 01 00 01 0 00

(Be sure all are in sum-of-products form!)

NS1=	O hoad wall trans 1 49	Treating D.C
NS0=	\$\$0B+\$,50B+\$,50B+\$,50B = \$,50+\$,B+\$,50B	30+51B+51
W=	3,50	

5) Implement a 2-input XOR using only 2-input NAND gates. For full credit, use 5 or fewer NAND gates. Use assume the inputs are labeled A and B while the output is labeled X.

[8 points, half credit for using more than 5 gates]

$$X = A \oplus B$$

$$= A \overline{B} + \overline{A} B \qquad definition of XOR.$$

$$= \overline{A} \overline{B} + \overline{A} B \qquad involution$$

$$= \overline{A} \overline{B} \cdot \overline{A} B \qquad De Morgan's$$

$$A - \overline{DO}_{B} \longrightarrow \overline{DO}_{A}$$

$$= \overline{A} \overline{B} \cdot \overline{A} B \qquad Do X$$

Better Solution (4 gates)


$$X = \overline{AB} \cdot \overline{AB} - - - Continuing from Above.$$

$$= (\overline{AB} + \widehat{AA}) \circ (\overline{AB} + \overline{BB}) - - - Complements + Identity$$

$$= \overline{A(\overline{A} + \overline{B})} \circ \overline{B(\overline{A} + \overline{B})} - - - De Morgan's$$


$$= \overline{A.\overline{AB}} \cdot \overline{B.\overline{AB}} - - - De Morgan's$$

$$A = \overline{A.\overline{AB}} \cdot \overline{B.\overline{AB}} - - - - De Morgan's$$



	Min	Max
OR/AND	3ns	6ns
NOT	1ns	2ns
X OR	3ns	9ns
VOR/NAM)	Zas	5ns

DFF:		Min	Max
150	Clock to Q	2ns	3ns
	Set-up time	7	ns
	Hold time	??? ns	



- 6) Answer the following questions [12 points]
 - a. In order for this circuit to work correctly, what range of values that would be acceptable for the hold time *requirement* of the D flip-flops? Assume the only options range from 1ns to 10ns. Clearly show your work. [6]

Smallest 1ns Largest 5ns
Fastest path ("min-path) is shown in green.

b. What is the lowest clock period that could be safely used on this circuit? <u>Clearly show your work</u>. [6]

Vote:

= 18ns + 7ns

| Delay on Slowest = clock to Q + combinational | delay + logic delay | = 3ns + 15ns

Page 10 of 12

- 7) Design a circuit which has 5 bits of input (X[3:0] and S), and 5 bits of output (Y[4:0]). For this problem, X and Y are both to be considered <u>2's complement numbers</u>.
 - If S=1 then Y should be equal to 2X
 - If S=0 then Y should be equal to X/2 (round down)

Examples:

If X=0010 and S=1, Y should be 00100. If X=1111 and S=1, Y should be 11110

If X=1111 and S=0, Y should be 11111 If X=0011 and S=0, Y should be 00001

You have only one 4-bit 2 to 1 MUX to implement this. You can freely use 1 and 0 as your inputs. Draw your connections using the MUX below. [8 points]

