


3. Implement a 2-input NAND gate using only 2-input NOR gates. For full credit, use 4 or fewer NOR gates. [25]

$$A \text{ NOR } B = \overline{A + B} = \overline{\overline{\overline{A + B}}} = \overline{\overline{A} \text{ AND } \overline{B}}$$



4. Using only the devices listed below, design a circuit which takes two 3-bit unsigned numbers ($C[2:0]$, $D[2:0]$) as inputs and outputs a 4-bit unsigned number ($X[3:0]$). The result should be the bitwise AND of C and D (with $X[3]=0$) if $C=D$, otherwise it should be the sum of C and D . You have the following components available

- A 3-bit 2-to-1 MUX
- 4-to-2 priority encoder
- A 3-bit unsigned comparator (has equal and greater-than outputs)
- A 3-bit adder (inputs are $A[2:0]$, $B[2:0]$, and C_{in} . The outputs are $S[2:0]$ and C_{out}).
- NOT gates
- 2-input AND, OR, XOR and XNOR gates

You must clearly label any device you use (other than those that are clear by shape) and your design should be clear enough that someone else could understand how everything was to be connected. *Your grade will be based in part upon the efficiency and clarity of your design.* [25]

