
	K (- Y	
Name:	(\)	uname:



- 1) Consider flip-flops A, B and C, each nominally clocked off of the same clock. Assume
 - Each flip-flop has a set-up time of 5ns and a clock-to-Q delay of 2ns to 4ns.
 - The AND gate has a delay of 2 to 6ns.
 - The NOT gate has a delay of 1 to 2 ns.
 - Flip-flops A and B have no clock skew between them.
 - Flip-flop C's rising edge may be as much as 0.5 ns before A and B's rising edge or as much 2.5ns after.
 - a) What is the fastest clock period you could safely clock this system at? [10]

b) What is the (non-negative) range of values for the hold time that would be sufficient? [10]

c) Redo part a) assuming the NOT gate always had a delay of Ons [10]

d) Redo part b) assuming the NOT gate always had a delay of Ons. [10]

2) Reduce the number of states in the state transition diagram as much as possible using the partitioning method. Show your work and draw the reduced state diagram.

