

### Short Answer/Fill in the blank

1. Fill in each blank or circle the best answer. [12 points, -2 per wrong or blank answer, min 0]

- a. The 5-bit 2's complement number representation of -4 is 11100.
- b. 10001, when treated as a 5-bit signed-magnitude number, has a decimal representation of -1.
- c. Individual DRAM cells are typically larger/smaller than SRAM cells and in general DRAM cells are faster/slower than SRAM cells.
- d. Say you want to perform "conditional negation." That is, you have an input x and an input y, and if x is 0 the output should be y, but if x is 1 the output should be !y. If you were going to implement this as a single gate, you'd use a(n) XOR gate.
- e. Consider a memory device that has 256 addresses each 16 bits in size. If this was made out of a square memory (equal number of rows and columns in the memory device) the row decoder would have 6 inputs while the column MUX would have 2 selection bits.
- f. The canonical product-of-sums representation of  $\overline{(A+B)}$  is  $(A + \overline{B})(\overline{A} + B)(\overline{A} + \overline{B})$
- g. Say a tri-state device was outputting a value of "HiZ" and that value was driven to the input of a two-input AND gate where the other input was a "1". The AND gate's output would be "0" / "1" / "HiZ" / unknown.

2. Using the rules of logic, convert  $\overline{(A+!C)}*(A*C)$  into a *minimal* sum-of-products form. Provide the name of the rule used for each step. [5 points]

$$\overline{(A+\bar{C})}AC$$

$$= \bar{A}\bar{\bar{C}}AC \quad \text{DeMorgan}$$


$$= \bar{A}CAC \quad \text{Involution}$$

$$= \bar{A}AC \quad \text{Idempotent}$$


$$= 0 \cdot C \quad \text{Complement}$$

$$= 0 \quad \text{Null element}$$


3. Complete the following timing diagrams. If the value is unknown (or oscillating) at some point, clearly indicate that with hashes (as shown). Each Q value will be graded as either right or wrong (no partial credit on a given Q value).



- a) Complete the timing diagram below for an SR latch with enable. [6 points]



- b) Complete the timing diagram below for both a D latch and a D flip-flop. [6 points]




4. Say you have the following values associated with the process you are using (notice the hold and set-up times are not specified). Assume you intend to clock this circuit at 50MHz.

50MHz  $\leftrightarrow$  20ns

DFF:		Min	Max
	<i>Clock to Q</i>	2ns	3ns
	<i>Set-up time</i>	?? ns	
	<i>Hold time</i>	?? ns	

		Min	Max
<b>OR/AND</b>		2ns	5ns
<b>NOT</b>		1ns	2ns
<b>XOR</b>		2ns	7ns



a. Assuming you want a reliable circuit, what is the highest value the flip-flop could have for a hold time? Show your work. [4 points]

$$\text{Clk to } Q + \text{CL Delay} \geq \text{hold time}$$

$$2 + 2 \geq \text{hold time}$$

$$4 \geq \text{hold time}$$

4 ns

b. Assuming you want a reliable circuit, what is the highest value the flip-flop could have for a setup time? Show your work. [4 points]

$$\text{Clk to } Q + \text{Clk Delay} + \text{Setup time} = 20$$

$$3 + 12 + \text{setup time} = 20$$

$$15 + \text{setup time} = 20$$

5 ns

(Problem continued on the next page)

c. As you know, no two events happen at the same time. As such, no two flip-flops will see the clock's rise time at exactly the same time. This is called "clock skew". Let's assume that we know that the clocks going to each device could be off from each other by up to 1ns. Put differently, all we know is that each flip-flop will see a rising edge of the clock within 1ns of when any other flip-flop will. Assume we don't know anything about the order the flip-flops will see the clock edge.

$\begin{matrix} \text{Clk to } Q \\ \text{min} & \text{max} \\ 2 \pm 1 & 3 \pm 1 \end{matrix}$

i. Redo part "a" under these assumptions. *Briefly explain your work.* [3 points]

$$T_{hold} = T_{hold} - T_{skew}$$

$$= 3 \text{ ns}$$

$$\begin{matrix} \text{Clk to } Q & + & \text{skew} & + & \text{CL Delay} & \geq & \text{hold} \\ 2 & & -1 & & 2 & & \\ & & & & & & 3 \geq \text{hold} \end{matrix}$$

ii. Redo part "b" under these assumptions. *Briefly explain your work.* [3 points]

$$\begin{matrix} \text{Clk to } Q & + & \text{skew} & + & \text{CL delay} & \neq & \text{setup} & = & 20 \\ 3 & & 1 & & 12 & & & & \end{matrix}$$


$$16 + \text{setup} = 20$$

4 ns

5. Draw the state-transition diagram that describes the following state-machine. Assume the initial state is when the flip-flops both have a value of 0. Show all state (even if a given state is unreachable). Show your work. [10 points]


State Encoding

A 00  
 B 01  
 C 10  
 D 11



	S1	S0	Y	NI	NO	X
A	0	0	0	0	1	1
	0	0	1	0	1	1
B	0	1	0	1	1	0
	0	1	1	1	1	0
C	1	0	0	1	0	0
	1	0	1	1	0	0
D	1	1	0	0	0	1
	1	1	1	0	1	1

$$\begin{cases} NI = S1 \oplus S0 \\ NO = \bar{S1} + Y \\ X = \bar{S1} \oplus S0 \end{cases}$$



6. Design a state-transition diagram for a state machine with two inputs, A and B, and two outputs, "Y" and "Z". Y should be a "1" if A and B were the same (equal) in the previous cycle. Z should be a "1" if A and B were the same two cycles ago (the cycle previous to the previous cycle). For example, the following input:

A: 010010001


B: 001011001

Would generate this output:


Y: 010011011

Z: 001001101

Your answer must have no more than 7 states. [12 points; 9 points for a correct answer; 3 for a correct *and* minimal-state answer]



7. Design a state machine which implements the following state transition diagram. Assign state bits  $S[1:0]$  as 11 for state X, 01 for state Y, and 10 for state Z. You are to assume that you will never reach the state  $S[1:0]=00$ , so you don't care what happens in that case. You must show your work to get any credit! You only need to compute the next state and output logic, you don't need to draw the gates or flip-flops! Place your answer where shown. [10 points]



State Encoding

X : 11  
Y : 01  
Z : 10

	S1	S0	B	NS1	NS0	R
⇒	0	0	0	<del>1</del>	<del>0</del>	<del>1</del>
	0	0	1	<del>1</del>	<del>1</del>	<del>1</del>
Y	0	1	0	1	1	1
	0	1	1	0	1	1
Z	1	0	0	1	1	0
	1	0	1	0	1	0
X	1	1	0	1	0	1
	1	1	1	0	1	1

$$NS1 = \bar{B}$$

$$NS0 = \bar{S1} + \bar{S0} + B$$

$$R = S0$$


$$NS1 = \bar{B}$$

$$NS0 = \bar{S1} + \bar{S0} + B$$

$$R = S0$$



8. Build a D flip-flop with enable and reset using only a JK flip-flop (without enable or reset) and standard gates. [10 points]



D	EN	Reset	Q	J	K
0	0	0	last Q	0	0
0	0	1	last Q	0	0
0	1	0	0	0	1
0	1	1	0	0	1
1	0	0	last Q	0	0
1	0	1	last Q	0	0
1	1	0	1	1	0
1	1	1	0	0	1

$$\begin{aligned}
 J &= D \cdot EN \cdot \overline{Reset} \\
 K &= \overline{D} \cdot EN + D \cdot EN \cdot Reset \\
 &= EN (D + D \cdot Reset) \\
 &= EN (D + Reset)
 \end{aligned}$$

9. Using only the devices listed below, design a circuit which takes two 4-bit signed-magnitude numbers ( $X[3:0]$  and  $Y[3:0]$ ) and outputs the smaller of the two, named  $OUT[3:0]$ .

In your design you may use the following devices (as well as freely using "0" and "1" as a inputs as desired)

- AND, OR, and XOR gates (any number of inputs)
- Inverters
- 2 to 1 MUXes
- 4-bit *unsigned* comparator
- 8 to 4 MUXes
- 16 to 4 priority encoder

You must clearly label any device you use (other than gates and inverters) and your design should be clear enough that someone else could understand how everything was to be connected. Your grade will be based in part upon the efficiency of your design. [15]

