| Quiz 1 – Spring | 2013 – | <b>EECS</b> | <b>27</b> 0 |
|-----------------|--------|-------------|-------------|
|-----------------|--------|-------------|-------------|

uname:

This quiz is graded out of 100 points. Please remember you can drop your lowest quiz score. You will have 15 minutes for the quiz. It is closed book and closed notes. Show your work and circle your answer! The last problem is quite hard and worth fewer points...

1. Convert the following to <u>canonical</u> sum-of-products using any method. [30]

F=(A+B+C)\*!(A+D) [30 points]

 $(A+B+C) \cdot \overline{A} \cdot \overline{D}$   $\overline{A}B\overline{D} + \overline{B}\overline{A}B\overline{D} + \overline{A}C\overline{D}$   $\overline{A}BC\overline{D} + \overline{A}BC\overline{D} + \overline{A}BC\overline{D} + \overline{A}BC\overline{D}$   $\overline{A}BC\overline{D} + \overline{A}BC\overline{D} + \overline{A}BC\overline{D}$ 

00101 11610 11011

- 2. Fill-in-the-blank [25 points, -5 for each wrong or blank answer, minimum 0]
  - a. The 5-bit 2's complement number representation of -5 is [ 01]
  - b. 10001, when treated as a 5-bit signed-magnitude number, has a decimal representation of \_\_\_\_\_.
  - c. VOR gates and gates are each logically complete.
  - d. The range of representation for a 6-bit unsigned number is from 0 to 63.

3. Using only the devices listed below, design a circuit which takes two <u>3-bit signed</u> numbers (X[2:0] and Y[2:0]) and outputs the smaller of the two, named OUT[2:0]. (If the inputs have the same value, you can output either).

In your design you may use the following devices (as well as freely using "0" and "1" as a inputs as desired)

- AND, OR, and XOR gates (any number of inputs)
- Inverters
- 1-bit 2 to 1 MUX
- 3-bit *unsigned* comparator (has an "equal" and "greater than" output)
- 3-bit 2 to 1 MUX
- 8 to 3 priority encoder

You must clearly label any device you use (other than gates and inverters) and your design should be clear enough that someone else could understand how everything

This is rally hard. Say we use the unistand comparation of the see if x7y. Call that output "

X2 Y2 C | X7Y?

0 0 0 0 => Xz yz + XZC+ YZC 0 00+[2:0] 0 0 3 - bit unsignd  $\times [2:0]$  A[2:0] AX7Y

4. Design a device that takes in a 4-bit 2's complement number and outputs a 5-bit 2's complement number that is twice the value. You may use standard gates, but are to use as few gates as possible. [15]

Trick here is to note that multiplying

by 2 is the sam
in binary is the same is multiplying

by 10 in decimil - just adds a zero

-3 -3 -3

0001 700010 A[3:0] \* Z B[4