University of Michigan EECS 311: Electronic Circuits Fall 2009

Final Exam

12/21/2009

	Solutions	
NAME:	201 MILONS	

Honor Code:


I have neither given nor received unauthorized aid on this examination, nor have I concealed any violations of the Honor Code.

Signature	

Problem	Points	Score	Initials
1	21		
2	16		
3	32		
4	24		
5	7		
	Total		

Problem 1 (21 Points): Potpourri.

a) In the circuit below, label the Source, Drain, Gate, and Body terminals on the NMOS device. Find the region of operation and calculate value of the DC voltage V_X . Ignore body-effect.



$$V_{s} = 2V$$

$$V_{s} = 3V$$

$$Sat T_{0} = \frac{1}{2} K_{n} (V_{s} - V_{Th})^{2} = 0.5 \text{ mA}$$

$$T_{Rx} = 2m - 0.5m = 1.5 \text{ mA}$$

$$V_{x} = 1.5 \text{ V}$$


Label Source, Gate, Drain, and Body terminals on the FET above.

Region of operation:

$$V_X = 1.5$$

nitials:		
militiais.		

b) You need to build a variable capacitor, but only have the components in the 311 lab to work with. You came up with the topology below, which you think will provide a variable capacitance value \mathcal{C}_M at the input due to Miller multiplication. \mathcal{C}_M is varied by a potentiometer connected such that it can vary the value of feedback resistance R_{TUNE} . Now you need to pick a tuning range for R_{TUNE} . Using the Miller effect, calculate value R_{TUNE} should be to achieve a maximum \mathcal{C}_M of 100nF. Assume ideal opamps.



Value of
$$R_{TUNE}$$
 for $C_M = 100nF = 44.5 \text{ kg}$

c) Below are 2 plots taken from the datasheet for an opamp manufactured by Analog Devices. From these plots, approximate the gain-bandwidth product and the slew rate of the opamp.




Figure 21. Closed-Loop Gain vs. Frequency





Figure 28. Large-Signal Transient Response


Gain-Bandwidth Product: 10 M

Slew Rate:

Problem 2 (16 Points): For this problem, use the circuit below assuming the opamp is linear and ideal, the DC value of $V_{IN}=0$, ignore r_o , and C_{B1} and C_{B2} are bypass capacitors.



a) Draw the DC (large-signal) circuit, assuming the BJT is in FAR and using the constant-voltage drop model.




b) Use the SCTC method to find an expression for the lower cutoff frequency, ω_L . Capacitors C_{B1} and C_{B2} are bypass capacitors.


$$\omega_{L} = \frac{1}{R_{01}C_{01}} + \frac{1}{R_{02}C_{02}}$$

Initials	<u>.</u>				

Problem 3 (32 Points): Use the following two-stage amplifier for this problem. The stages are separated by the dashed lines. Assume the BJT is biased in FAR, and the FET is biased in Sat. For all parts, ignore r_o for both transistors and include g_{mb} .



a) Draw the complete small-signal circuit for the amplifier.



b) Find expressions for R_{in} , R_{out} , and G_m for Stage 1, as indicted by the dashed lines. Ignore r_o for both transistors, and include g_{mb} .


$$R_{in1} = \frac{\Gamma_{R} + \left(\frac{1}{R_{S}} + \frac{1}{M_{T}} + \frac{1}{M_{T}} \right)}{\left(\frac{1}{R_{out1}} + \frac{1}{M_{T}} +$$

c) Find expressions for R_{in} , R_{out} , and G_m for Stage 2, as indicted by the dashed lines. Ignore r_o for both transistors, and include g_{mb} .


d) Find an expression for the overall gain of the amplifier, v_{out}/v_{in} . You may leave your answer in terms of R_{in} , R_{out} , and G_m of the two stages.

vout/vin = Gm, Gmz (Routi / Ruz) (Route // RL)

Problem 4 (24 Points): The following circuit is called a "bootstrapped" buffer, where the output signal is fed back to the collector of an emitter-follower stage with a gain of +1. This bootstrapping is used to increase the bandwidth of the buffer. For this problem, assume the feedback amplifier with gain of +1 is linear and ideal ($R_{in}=\infty$, $R_{out}=0$, $v_o/v_i=1$), the BJT is biased in the FAR region, you can ignore r_o , and C_{BIG} is a bypass capacitor.



a) Draw the small-signal circuit for the buffer. Ignore r_o .



b) Find and expression for the mid-band small-signal gain, $a_v=v_{out}/v_{in}.$ Ignore $r_o.$

$$\frac{V_0}{V_{\chi}} = \frac{R_L (1+g_m \Gamma_m)}{\Gamma_m + R_L + g_m \Gamma_m R_L}$$

$$\frac{V_0}{V_{in}} = \frac{R_{in}}{R_s + R_{in}} \cdot \frac{V_0}{V_x} = \frac{R_L (1 + g_m r_T)}{R_s + r_D + R_L (1 + g_m r_T)}$$

c) Assume C_{π} and C_{μ} are the only high-frequency capacitors in the circuit. Use the OCTC method to find an expression for the upper cutoff frequency, ω_H . Ignore r_o .

Cpn: $R_{sp} = \frac{R_s r_{\pi}}{R_s + r_{\pi} + R_L(1 + g_m r_{\pi})}$

WH = Rose Con + Rose Con

Problem 5 (7 Points): Multiple choice. Circle only one answer for each part.

a) Which topology has higher input resistance considering equal DC bias currents?

$$C-E \mid C-C \mid$$
 About the same


b) Which topology has smaller output resistance, considering 1mA DC bias currents at room temperature with $K_N = 1mA/V^2$?

c) Which topology typically has higher gain, considering equal bias current?


d) Which topology typically has higher bandwidth, considering equal bias current?

e) Which topology would you use for a high-gain stage?

f) If bias current in a C-E amplifier is doubled with the same transistor and collector resistor value, then the gain would:



g) If bias current in a C-S amplifier is doubled with the same transistor and drain resistor value, then the gain would:



Initials:		
_		

(Space for additional work)