

## EECS 373 Design of Microprocessor-Based Systems

Website: www.eecs.umich.edu/courses/eecs373/

Ronald Dreslinski University of Michigan

Lecture 1: Introduction, start on ARM ISA September 7<sup>th</sup> 2016

Slides developed in part by Prof. Dutta and Dr. Brehob





- Prof. Ron Dreslinski
- Matt Smith
  - Head lab instructor
  - Been doing 373 for about 15 years!
- IAs:
  - Yifan Hao haoyifan@umich.edu
  - Daniel Synder <a href="mailto:snysly@umich.edu">snysly@umich.edu</a>
  - Jay Mulani jmulani@umich.edu
  - Kevin Yang kbyang@umich.edu

What is an embedded system?



#### Embedded, everywhere





#### Embedded, Everywhere - Fitbit







# What is driving the embedded everywhere explosion?

#### Outline



#### **Technology Trends**

**Course Description/Overview** 

Tools Overview/ISA start

#### Moore's Law (a statement about economics): IC transistor count doubles every 18-24 mo





Photo Credit: Intel 8

#### The number of computers per person grows

per computer)

(people

log





9

#### Computer volume shrinks by 100x every decade







#### Bell's Law: A new computer class every decade

"Roughly every decade a new, lower priced computer class forms based on a new programming platform, network, and interface resulting in new usage and the establishment of a new industry."

- Gordon Bell [1972,2008]

BY GORDON BELL

#### BELL'S LAW FOR THE BIRTH AND DEATH OF COMPUTER CLASSES

A theory of the computer's evolution.

In the early 1950s, a person could walk inside a computer and by 2010 a single computer (or "cluster") with millions of processors will have expanded to the size of a building. More importantly, computers are beginning to "walk" inside of us. These ends of the computing spectrum illustrate the vast dynamic range in computing power, size, cost, and other factors for early 21st century computer classes.

A computer class is a set of computers in a particular price range with unique or similar programming environments (such as Linux, OS/360, Palm, Symbian, Windows) that support a variety of applications that communicate with people and/or other systems. A new computer class forms and approximately doubles each decade, establishing a new industry. A class may be the consequence and combination of a new platform with a new programming environment, a new network, and new interface with people and/or other information processing systems.

#### What is driving Bell's Law?



### **Technology Scaling**

- Moore's Law
  - Made transistors <u>cheap</u>
- Dennard's Scaling
  - Made them <u>fast</u>
  - And low-power
- Result
  - Holding #T's constant
    - Exponentially lower cost
    - Exponentially lower power
  - Small, cheap & low-power
    - Microcontrollers
    - Memory
    - Radios

## **Technology Innovations**

- MEMS technology
  - Micro-fabricated sensors
- New memories
  - New cell structures (11T)
  - New tech (FeRAM, FinFET)
- Near-threshold computing
  - Minimize active power
  - Minimize static power
- New wireless systems
  - Radio architectures
  - Modulation schemes
- Energy harvesting

#### Corollary to Moore's Law



Quad-Core Intel® Xeon® processor Quad-Core Intel<sup>®</sup> Core<sup>™</sup>2 Extreme processor Introduced 2006 Intel<sup>®</sup> Core<sup>™</sup>2 Quad processors Introduced 2007 Initial clock speed

2.66 GHz Number of transistors 582,000,000 Manufacturing technology





Photo credits: Intel, U. Michigan



JMich Phoenix Processor Introduced 2008 Initial clock speed 106 kHz @ 0.5V Vdd Number of transistors 92,499 Manufacturing technology 0.18 µ

# Broad availability of inexpensive, low-power, 32-bit MCUs (with enough memory to do interesting things)







G. Kim, Z. Foo, Y, Lee, P. Pannuto, Y-S. Kuo, B. Kempke, M. Ghaed, S. Bang, I. Lee, Y. Kim, S. Jeong, P. Dutta, D. Sylvester, D. Blaauw, "A Millimeter-Scale Wireless Imaging System with Continuous Motion Detection and Energy Harvesting, In Symposium of VLSI Technology (VLSI' 14), Jun. 2014.



Source: Steve Dean, Texas Instruments

http://eecatalog.com/medical/2009/09/23/current-and-future-trends-in-medical-electronics/

#### Established comms interfaces: 802.15.4, BLE, NFC

- IEEE 802.15.4 (a.k.a. "ZigBee" stack)
  - Workhorse radio technology for sensornets
  - Widely adopted for low-power mesh protocols
  - Middle (6LoWPAN, RPL) and upper (CoAP layers)
  - Can last for years on a pair of AA batteries
- Bluetooth Low-Energy (BLE)
  - Short-range RF technology
  - On phones and peripherals
  - Can beacon for years on coin cells
- Near-Field Communications (NFC)
  - Asymmetric backscatter technology
  - Small (mobile) readers in smartphones
  - Large (stationary) readers in infrastructure
  - New: ambient backscatter communications









#### Emerging Proximal Interfaces: Ultrasonic, Visible Light, Vibration

- Ultrasonic
  - Small, low-power, short-range
  - Supports very low-power wakeup
  - Can support pairwise ranging of nodes
- Visible Light
  - Enabled by pervasive LEDs and cameras
  - Supports indoor localization and comms
  - Easy to modify existing LED lighting
- Vibration
  - Pervasive accelerometers
  - Pervasive Vibration motors
  - Bootstrap desktop area context





## Non-volatile memory capacity & read/write bandwidth



#### MEMS Sensors: Rapidly falling price and power of accelerometers





#### Energy harvesting and storage: Small doesn't mean powerless...





RF [Intel]





Clare Solar Cell



Thin-film batteries



Piezoelectric [Holst/IMEC]

Stator



BOOSTCAP





Electrostatic Energy Harvester [ICL]





Shock Energy Harvesting CEDRAT Technologies



Thermoelectric Ambient Energy Harvester [PNNL]



## Why study 32-bit MCUs and FPGAs?

#### MCU-32 and PLDs are tied in embedded market share







# What differentiates these products from one another?



Microprocessor







The Cortex M3's Thumbnail architecture looks like a conventional Arm processor. The differences are found in the Harvard architecture and the instruction decode that handles only Thumb and Thumb 2 instructions.



## Modern FPGAs: best of both worlds!





# Why study the ARM architecture (and the Cortex-M3 in particular)?

#### Lots of manufacturers ship ARM products

























#### ARM is the big player



- ARM has a huge market share
  - As of 2011 ARM has chips in about 90% of the world's mobile handsets
  - As of 2010 ARM has chips in 95% of the smartphone market, 10% of the notebook market
    - Expected to hit 40% of the notebook market in 2015.
  - Heavy use in general embedded systems.
    - Cheap to use
      - ARM appears to get an average of 8¢ per device (averaged over cheap and expensive chips).
    - Flexible
      - Spin your own designs.

#### Outline



**Technology Trends** 

**Course Description/Overview** 

Tools Overview/ISA start

#### **Course goals**



- Learn to implement embedded systems including hardware/software interfacing.
- Learn to design embedded systems and how to think about embedded software and hardware.
- Have the opportunity to *design and build* nontrivial projects involving both hardware and software.

#### **Prerequisites**



- EECS 270: Introduction to Logic Design
  - Combinational and sequential logic design
  - Logic minimization, propagation delays, timing
- EECS 280: Programming and Intro Data Structures
  - C programming
  - Algorithms (e.g. sort) and data structures (e.g. lists)
- EECS 370: Introduction to Computer Organization
  - Basic computer architecture
  - CPU control/datapath, memory, I/O
  - Compiler, assembler

#### Topics



- Memory-mapped I/O
  - The idea of using memory addressed to talk to input and output devices.
    - Switches, LEDs, hard drives, keyboards, motors
- Interrupts
  - How to get the processor to become "event driven" and react to things as they happen.
- Working with Analog inputs
  - The real world isn't digital!
- Common devices and interfaces
  - Serial buses, timers, etc.

#### Example: Memory-mapped I/O



- This is *important*.
  - It means our software can tell the hardware what to do.
    - In lab 3 you'll design hardware on an FPGA which will can control a motor.
      - But more importantly, that hardware will be designed so the software can tell the hardware exactly what to do with the motor. All by simply writing to certain memory locations!
  - In the same way, the software can read memory locations to access data from sensors etc...



#### Grades



Item	Weight											
	====		=									
Labs (7)	25%											
Project	<b>25</b> %											
Exams	<b>35</b> %	<b>(15</b> %	<pre>midterm;</pre>	<b>20</b> ક	final)							
HW/Guest talks	10%											
Oral presentation	<b>5</b> %											

- Project and Exams tend to be the major differentiators.
- Class median is generally a low B+.

#### Time



- You'll need to assume you are going to spend a lot of time in this class.
  - 2-3 hours/week in lecture (we cancel a few classes during project time)
  - 8-12 hours/week working in lab
    - Expect more during project time; some labs are a bit shorter.
  - ~20 hours (total) working on homework
  - ~20 hours (total) studying for exams.
  - ~8 hour (total) on your oral presentation
- Averages out to about 15-20 hours/week preproject and about 20 during the project...
  - This is more than I'd like, but we've chosen to go with state-of-the-art tools, and those generally have a heck of a learning curve.





- 7 labs, 8 weeks, groups of 2
  - 1. FPGA + Hardware Tools
  - 2. MCU + Software Tools
  - 3. Memory + Memory-Mapped I/O
  - 4. Interrupts
  - 5. Timers and Counters
  - 6. Serial Bus Interfacing
  - 7. Data Converters (e.g. ADCs/DACs)
- Labs are very time consuming.
  - As noted, students estimated 8-12 hours per lab with one lab (which varied by group) taking longer.

#### **Open-Ended Project**



- Goal: learn how to build embedded systems
  - By <u>building</u> an embedded system
  - Work in teams of 4
  - You design your own project
- The major focus of the last third of the class.
  - Labs will be done and we will cancel some lectures and generally try to keep you focused.
- Important to start early.
  - After all the effort in the labs, it's tempting to slack for a bit. The best projects are those that get going right away.

#### Homework



- 4-6 assignments
  - A few "mini" assignments
    - Mainly to get you up to speed on lab topics
  - A few "standard" assignments
    - Hit material we can't do in lab.
- Also a small part is for showing up to guest lecturer(s)

Start today, Homework 1 due on Wednesday

#### Looking for me?



- Office Hours in 2637 BBB
  - Tuesday 2-3pm
  - Thursday 3:30-4:30pm
- Email to schedule other times as needed

#### Outline



**Technology Trends** 

**Course Description/Overview** 

Tools overview/ISA start

#### We are using Actel's SmartFusion Evaluation Kit







#### A2F200M3F-FGG484ES

- 200,000 System FPGA gates, 256 KB flash memory, 64 KB SRAM, and additional distributed SRAM in the FPGA fabric and external memory controller
- Peripherals include Ethernet, DMAs, I<sup>2</sup>Cs, UARTs, timers, ADCs, DACs and additional analog resources
- USB connection for programming and debug from Actel's design tools
- USB to UART connection to UART\_0 for HyperTerminal examples
- 10/100 Ethernet interface with on-chip MAC and external PHY
- Mixed-signal header for daughter card support





#### **FPGA work**







#### "Smart Design" configurator

#### Eclipse-based "Actel SoftConsole IDE"



SC C/C++ - lab5/main.c - Actel SoftConsole IDE v3.2

File Edit Source Refactor Navigate Search Project Run Window Help

📬 • 🔜 👜   🖬   爹   🍐   🎯 • 🚳 • 💕 • 🤤	▼    🍕 ▼ 🛞 ▼    🏇 ▼ 🚺 ▼ 🍕 ▼    🙋 🔗 ▼    🔳 🗊 🥖    ½  ▼ 🖓 ▼ 🖓 → 🖓 →	😭 🏇 Debug 🔤 C/C++
Project Explorer 🛛 📄 🔄 🖓 🖓 🖓	e main.c 🛛 🦳 🖓	🗆 🗄 Outlin 🛛 💿 Make 🗖 🗖
assembly_test ☐ forCheatSheet ☐ Lab2 ☐ lab3_test ☐ lab4 ☐ lab4again @ ≶ lab5	<pre>state version of the second state of the</pre>	Image: Solution of the second seco
□◆	Writable Smart Insert 79:1	
🛃 Start 🔞 Google News - Mozilla 🔦 Project Ma	iager - C/, 🍟 desktop2.bmp - Paint 🛛 🚾 C/C++ - lab5/main.c	🕄 🌹 💁 🗐 😻 🍩 12:21 PM

#### Debugger is GDB-based. Includes command line. Works really quite well.



• 🖪 📤  🔝 🗄 🏇	- 🗛 - 🗄 👝 🖉 - 🗐	3 : 9 • 8 • 8 • 6 • 6	~			R 🕏	🖡 Debug 🛛 🔤 C
ehun X	ي: (مي الا مي الا m حال شي الا مي			(X)= Variables	🕅 🔐 Registers 🛋 Module		
ain.c 🛛					- E	Disassembly	$\bigtriangledown$
6					~ 1		~
<pre>7</pre>	<pre>: 0x01) :"Overflow latency %ld\n : 0x02) :f("Compare latency %ld\ :"Capture SYNC %ld\n\r", : 0x8) :"Capture ASYNC %ld\n\r" endingIRQ( Fabric_IRQn</pre>	<pre>r", O-time); h\r", (1&lt;&lt;29) - time); sync_cap); , async_cap); ;</pre>					
7{							
9 MSS ND dies	<pre>visabling function */ while():</pre>						
0							
1 /* Setun MV	TIMER */				×	2	
ancolo S R Tacke		maru)					
nsoles to display at this tim	e.	anory					Ser 1.2

🛃 start

🛛 🕹 Google News - Mozilla...

🔦 Project Manager - C:\... 🍟 desktop2.bmp - Paint 🛛 🚾 Debug - lab5/main.c - ..





#### Major elements of an Instruction Set Architecture

(registers, memory, word size, endianess, conditions, instructions, addressing modes)



MICHIGAN

#### The endianess religious war: 284 years and counting!

- Modern version
  - Danny Cohen
  - IEEE Computer, v14, #10
  - Published in 1981
  - Satire on CS religious war
- Historical Inspiration
  - Jonathan Swift
  - Gulliver's Travels
  - Published in 1726
  - uint16 - Satire on Henry-VIII's split uint32 with the Church
    - Now a major motion picture!

Big-Endian

uint32 t d = 0x12345678;

uint8 t a = 1;

uint8 t b = 2;

Little-Endian

MSB is at lower address

- LSB is at lower address

	Offset
	======
uint8_t a = 1;	0x0000
uint8_t b = 2;	
uint16_t c = 255; // 0x00FF	
uint32_t d = 0x12345678;	0x0004



Memory

Memory



Value

Value

(LSB) (MSB)

============

01 02 00 FF

12 34 56 78



Addressing: Big Endian vs Little Endian (370 slide)



- Endian-ness: ordering of bytes within a word
  - Little increasing numeric significance with increasing memory addresses
  - Big The opposite, most significant byte first
  - MIPS is big endian, x86 is little endian



#### Instruction encoding



- Instructions are encoded in machine language opcodes
- Sometimes
  - Necessary to hand generate opcodes
  - Necessary to verify assembled code is correct
- How?

<u>In</u> mo	<u>struc</u> vs r0,	<u>ic</u> , #	ons 10			Reg 001 (ms	gis 10 56)	te 0	er 00	V 90	alue   <u>00001010</u> (lsb)	Memor (LSB) 0a 20	<u>y Value</u> (MSB) 00 21				
mo	vs r1,	, #	6		9	<mark>90</mark> 1	10	0	00	<u>91</u>	0000000						
XX	Encoding T1 All versions of the Thumb ISA. MOVS <rd>,#<imm8> Outside IT block.</imm8></rd>																
A	MOV <c> <rd< td=""><td>&gt;,#<i< td=""><td>mm8&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Inside IT</td><td colspan="6">Γ block.</td></i<></td></rd<></c>	>,# <i< td=""><td>mm8&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Inside IT</td><td colspan="6">Γ block.</td></i<>	mm8>								Inside IT	Γ block.					
5	15 14 13 1	12 11	10 9	8	7 6	65	4 3	2	1	0							
Ś	0 0 1	0 0	Re	ł													
A	d = UInt(R	d);	setfla	igs =	: !In	ITBlo	ck();	ir	1m32	= Z	eroExtend(imm8, 32);	carry = AP	SR.C;				

#### Assembly example



data:	
.by	te 0x12, 20, 0x20, -1
func:	
	mov r0, #0
	mov r4, #0
	<pre>movw r1, #:lower16:data</pre>
	<pre>movt r1, #:upper16:data</pre>
top:	ldrb r2, [r1],1
	add r4, r4, r2
	add r0, r0, #1
	cmp r0, #4
	bne top

#### Instructions used



- mov
  - Moves data from register or immediate.
  - Or also from shifted register or immediate!
    - the mov assembly instruction maps to a bunch of different encodings!
  - If immediate it might be a 16-bit or 32-bit instruction.
    - Not all values possible
    - why?
- movw
  - Actually an alias to mov.
    - "w" is "wide"
    - hints at 16-bit immediate.

# From the ARMv7-M Architecture Reference Manual (posted on the website under references)



#### A6.7.76 MOV (register)

Move (register) copies a value from a register to the destination register. It can optionally update the condition flags based on the value.

Eı	nc	00	lin	g T	1		AR	Mv	6-N	A, A	AR)	Μv	7-M	1		If	<rd> and <rm> both from R0-R7,</rm></rd>
																ot	herwise all versions of the Thumb ISA.
MO	V<	C>	<r(< td=""><td>d&gt;,∙</td><td><rm:< td=""><td>&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>If</td><td><rd> is the PC, must be outside or last in IT block</rd></td></rm:<></td></r(<>	d>,∙	<rm:< td=""><td>&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>If</td><td><rd> is the PC, must be outside or last in IT block</rd></td></rm:<>	>										If	<rd> is the PC, must be outside or last in IT block</rd>
15	5 1	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0		1	0	0	0	1	1	0	D		R	m			Rd		ſ

d = UInt(D:Rd); m = UInt(Rm); setflags = FALSE; if d == 15 && InITBlock() && !LastInITBlock() then UNPREDICTABLE;

	En	co	din	g T	2			All versions of the Thumb ISA.											
MOVS <rd>, <rm> (formerly LSL <rd>, <rm>, #0)</rm></rd></rm></rd>																			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_		
	0	0	0	0	0	0	0	0	0	0	1	Rm			Rd				

d = UInt(Rd); m = UInt(Rm); setflags = TRUE; if InITBlock() then UNPREDICTABLE;

Encoding T3 ARMv7-M

MOV{S}<c>.W <Rd>,<Rm>

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 0 1 0 1 0 0 1 0 S 1 1 1 1 (0) 0 0 0 Rd 0 0 0 0 Rm

d = UInt(Rd); m = UInt(Rm); setflags = (S == '1'); if setflags && (d IN {13,15} || m IN {13,15}) then UNPREDICTABLE; if !setflags && (d == 15 || m == 15 || (d == 13 && m == 13)) then UNPREDICTABLE;

Not permitted inside IT block

There are similar entries for move immediate, move shifted (which actually maps to different instructions) etc.

#### **Directives**



- #:lower16:data
  - What does that do?
  - Why?

#### A6.7.78 MOVT

Move Top writes an immediate value to the top halfword of the destination register. It does not affect the contents of the bottom halfword.

#### Encoding T1 ARMv7-M

MOVT<c> <Rd>,#<imm16>

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	0	i	1	0	1	1	0	0		im	m4		0	iı	mm	3		R	d					im	m8			

d = UInt(Rd); imm16 = imm4:i:imm3:imm8; if d IN {13,15} then UNPREDICTABLE;

#### Assembler syntax

MOVT<c><q> <Rd>, #<imm16>

where:

<c><q> See Standard assembler syntax fields on page A6-7.

<Rd> Specifies the destination register.

<imm16> Specifies the immediate value to be written to <Rd>. It must be in the range 0-65535.

#### Operation

```
if ConditionPassed() then
    EncodingSpecificOperations();
    R[d]<31:16> = imm16;
    // R[d]<15:0> unchanged
```

### Loads!



- ldrb?
- ldrsb?

So what does the program \_do\_?



data: .byte 0x12, 20, 0x20, -1func: mov r0, #0 mov r4, #0 movw r1, #:lower16:data movt r1, #:upper16:data ldrb r2, [r1],1 top: add r4, r4, r2 add r0, r0, #1 cmp r0, #4 bne top



### Questions?

#### Comments?

Discussion?