EECS 373 Design of Microprocessor-Based Systems

Ron Dreslinski University of Michigan

Lecture 2: Architecture, Assembly, and ABI Sept. 12, 2016

Slides developed in part by Prof. Dutta and Dr. Brehob

R1 R2 R3 R4 R5 R6 R7 R8 R8 R9
R2 R3 R4 R5 R6 R7 R8 R8 R9
R3 R4 R5 R6 R7 R8 R9
R4 R5 R6 R7 R8 R9
R5 R6 R7 R8 R9
R6 R7 R8 R9
R7 R8 R9
R8
R9
110
R10
R11
R12
R13 (SP)
R14 (LR)
R15 (PC)
xPSR

Т

Admin Stuff



- Website URL (again)
 - http://www.eecs.umich.edu/courses/eecs373/
- HW1 Due on Wednesday
- Schedule things:
 - Group formation meeting Monday 10/10 6:30-8:00
 - Midterm exam Monday 10/24 7:00-9:00 (sharp)
 - Tentative
 - 373 Design Expo Monday 12/12
 - Time TBA (11am-2 most likely)
 - Final Exam, 12/21 1:30-3:30pm

Today...



ARM assembly example

Walk though of the ARM ISA

Lab tool flow

Start on Application Binary Interface (ABI)

Major elements of an Instruction Set Architecture

(registers, memory, word size, endianess, conditions, instructions, addressing modes)



MICHIGAN

The endianess religious war: 284 years and counting!

- Modern version
 - Danny Cohen
 - IEEE Computer, v14, #10
 - Published in 1981
 - Satire on CS religious war
- Historical Inspiration
 - Jonathan Swift
 - Gulliver's Travels
 - Published in 1726
 - Satire on Henry-VIII's split uint16_t c with the Church
 - Now a major motion picture!

• Big-Endian

uint8 t

uint8 t

- MSB is at lower address

Memory

		0++set
		======
а	= 1;	0x0000
b	= 2;	
c	= 255; // 0x00FF	
d	= 0x12345678;	0x0004

(LSB) (MSB) ffset ==== _____ 01 02 00 FF 0000

Value

12 34 56 78



• Little-Endian - LSB is at low	ver ac	ldress
	Memory	Value
	Offset	(LSB) (MSB)
	======	========
uint8_t a = 1;	0x0000	01 02 FF 00
uint8_t b = 2;		
uint16_t c = 255; // 0x00FF		
uint32_t d = 0x12345678;	0x0004	78 56 34 12

Addressing: Big Endian vs Little Endian (370 slide)



- Endian-ness: ordering of bytes within a word
 - Little increasing numeric significance with increasing memory addresses
 - Big The opposite, most significant byte first
 - MIPS is big endian, x86 is little endian



Instruction encoding



- Instructions are encoded in machine language opcodes
- Sometimes
 - Necessary to hand generate opcodes
 - Necessary to verify assembled code is correct
- How?

<u>In</u> mov	<u>struct</u> vs r0,	<u>R</u> 0 (eg 01 ms	ist 00 b)	te 3	r 00	Memor (LSB) 0a 20	<u>Memory Value</u> (LSB) (MSB) <u>0a 20 00 21</u>					
mo	vs r1,	#	0		0	01	00	9	<u> </u>	01	00000000		
ž	Encoding MOVS <rd>,#</rd>	T1 <imm8< th=""><th>></th><th>All</th><th>versio</th><th>ons of</th><th>f the '</th><th>Thu</th><th>mbl</th><th>ISA</th><th>Outside</th><th>IT block.</th><th></th></imm8<>	>	All	versio	ons of	f the '	Thu	mbl	ISA	Outside	IT block.	
Ā	MOV <c> <rd></rd></c>	,# <im< td=""><td>m8></td><td></td><td></td><td></td><td></td><td></td><td></td><th></th><td>Inside I</td><td>F block.</td><th></th></im<>	m8>								Inside I	F block.	
7	15 14 13 1	2 11	10 9	8	76	5 4	43	2	1	0			
Ś	0 0 1 0	0	Rd			i	mm8						
A	d = UInt(Rd); s	etflag]S =	!InI	TB1oc	k();	inn	n32	= Ze	eroExtend(imm8, 32)	; carry = A	APSR.C;

Assembly example



data:	
.byt	ce 0x12, 20, 0x20, -1
func:	
	mov r0, #0
	mov r4, #0
	<pre>movw r1, #:lower16:data</pre>
	<pre>movt r1, #:upper16:data</pre>
top:	ldrb r2, [r1],#1
	add r4, r4, r2
	add r0, r0, #1
	cmp r0, #4
	bne top

Instructions used



- mov
 - Moves data from register or immediate.
 - Or also from shifted register or immediate!
 - the mov assembly instruction maps to a bunch of different encodings!
 - If immediate it might be a 16-bit or 32-bit instruction.
- movw
 - Actually an alias to mov.
 - "w" is "wide"
 - hints at 16-bit immediate.

From the ARMv7-M Architecture Reference Manual (posted on the website under references)



A6.7.76 MOV (register)

Move (register) copies a value from a register to the destination register. It can optionally update the condition flags based on the value.

I	Encoding T1 ARMv6-M, ARMv7-M								1 , <i>I</i>	RI	٧ľv	7-M	[If <rd> and <rm> both from R0-R7,</rm></rd>							
															ot	herwise all versions of the Thumb ISA.					
ł	40V <c></c>	< R	d>,∙	<rm:< td=""><td>></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>If</td><td><rd> is the PC, must be outside or last in IT block</rd></td></rm:<>	>										If	<rd> is the PC, must be outside or last in IT block</rd>					
	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
I	0 1	0	0	0	1	1	0	D		R	m			Rd							

d = UInt(D:Rd); m = UInt(Rm); setflags = FALSE; if d == 15 && InITBlock() && !LastInITBlock() then UNPREDICTABLE;

	En	co	din	g T	2			All versions of the Thumb ISA.										
I	MOV	S <	Rd>	, <r< td=""><td>></td><td></td><td></td><td colspan="11">(formerly LSL_ &d⊳, &m⊳, #0)</td></r<>	>			(formerly LSL_ &d⊳, &m⊳, #0)										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_	
	0	0	0	0	0	0	0	0	0	0 Rm Rd								

d = UInt(Rd); m = UInt(Rm); setflags = TRUE; if InITBlock() then UNPREDICTABLE;

Encoding T3 ARMv7-M

 $MOV{S}<c>.W <Rd>,<Rm>$

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 0 1 0 1 0 0 1 0 S 1 1 1 1 (0) 0 0 0 Rd 0 0 0 0 Rm

d = UInt(Rd); m = UInt(Rm); setflags = (S == '1'); if setflags && (d IN {13,15} || m IN {13,15}) then UNPREDICTABLE; if !setflags && (d == 15 || m == 15 || (d == 13 && m == 13)) then UNPREDICTABLE;

Not permitted inside IT block

There are similar entries for move immediate, move shifted (which actually maps to different instructions) etc.

Directives



- #:lower16:data
 - What does that do?
 - Why?

A6.7.78 MOVT

Move Top writes an immediate value to the top halfword of the destination register. It does not affect the contents of the bottom halfword.

Encoding T1 ARMv7-M

MOVT<c> <Rd>,#<imm16>

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	0	i	1	0	1	1	0	0		im	m4		0	iı	mm	3		R	d					im	m8			

d = UInt(Rd); imm16 = imm4:i:imm3:imm8; if d IN {13,15} then UNPREDICTABLE;

Assembler syntax

MOVT<c><q> <Rd>, #<imm16>

where:

<c><q> See Standard assembler syntax fields on page A6-7.

<Rd> Specifies the destination register.

<imm16> Specifies the immediate value to be written to <Rd>. It must be in the range 0-65535.

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations();
    R[d]<31:16> = imm16;
    // R[d]<15:0> unchanged
```

Loads!



- ldrb -- Load register byte
 - Note this takes an 8-bit value and moves it into a 32-bit location!
 - Zeros out the top 24 bits.

- ldrsb -- Load register signed byte
 - Note this also takes an 8-bit value and moves it into a 32-bit location!
 - Uses sign extension for the top 24 bits.

Addressing Modes



- Offset Addressing
 - Offset is added or subtracted from base register
 - Result used as effective address for memory access
 - [<Rn>, <offset>]
- Pre-indexed Addressing
 - Offset is applied to base register
 - Result used as effective address for memory access
 - Result written back into base register
 - [<Rn>, <offset>]!
- Post-indexed Addressing
 - The address from the base register is used as the EA
 - The offset is applied to the base and then written back
 - [<Rn>], <offset>

So what does the program _do_?



data: .byte 0x12, 20, 0x20, -1 func: mov r0, #0 mov r4, #0 movw r1, #:lower16:data movt r1, #:upper16:data ldrb r2, [r1],#1 top: add r4, r4, r2 add r0, r0, #1 cmp r0, #4 bne top

Today...



ARM assembly example

Walk though of the ARM ISA

Tool Flow

Start on Application Binary Interface (ABI)

An ISA defines the hardware/software interface



- A "contract" between architects and programmers
- Register set
- Instruction set
 - Addressing modes
 - Word size
 - Data formats
 - Operating modes
 - Condition codes
- Calling conventions
 - Really not part of the ISA (usually)
 - Rather part of the ABI
 - But the ISA often provides meaningful support.

ARM Architecture roadmap





ARM7TDMI ARM922T

Thumb instruction set



ARM926EJ-S ARM946E-S ARM966E-S

Improved ARM/Thumb Interworking

DSP instructions

Extensions:

Jazelle (5TEJ)



ARM1136JF-S ARM1176JZF-S ARM11 MPCore

SIMD Instructions Unaligned data support

Extensions:

Thumb-2 (6T2)

TrustZone (6Z)

Multicore (6K)



Cortex-A8/R4/M3/M1 Thumb-2 Extensions: v7A (applications) – NEON v7R (real time) – HW Divide V7M (microcontroller) – HW Divide and Thumb-2 only

A quick comment on the ISA: From: ARMv7-M Architecture Reference Manual



A4.1 About the instruction set

ARMv7-M supports a large number of 32-bit instructions that were introduced as Thumb-2 technology into the Thumb instruction set. Much of the functionality available is identical to the ARM instruction set supported alongside the Thumb instruction set in ARMv6T2 and other ARMv7 profiles. This chapter describes the functionality available in the ARMv7-M Thumb instruction set, and the *Unified Assembler Language* (UAL) that can be assembled to either the Thumb or ARM instruction sets.

Thumb instructions are either 16-bit or 32-bit, and are aligned on a two-byte boundary. 16-bit and 32-bit instructions can be intermixed freely. Many common operations are most efficiently executed using 16-bit instructions. However:

- Most 16-bit instructions can only access eight of the general purpose registers, R0-R7. These are known as the low registers. A small number of 16-bit instructions can access the high registers, R8-R15.
- Many operations that would require two or more 16-bit instructions can be more efficiently executed with a single 32-bit instruction.

The ARM and Thumb instruction sets are designed to *interwork* freely. Because ARMv7-M only supports Thumb instructions, interworking instructions in ARMv7-M must only reference Thumb state execution, see *ARMv7-M and interworking support* for more details.

In addition, see:

- Chapter A5 Thumb Instruction Set Encoding for encoding details of the Thumb instruction set
- Chapter A6 Thumb Instruction Details for detailed descriptions of the instructions.

ARM Cortex-M3 ISA



Instruction Set

ADD Rd, Rn, <op2>

Branching Data processing Load/Store Exceptions Miscellaneous

Register Set

Fndianess	
32-bits	
xPSR	
R15 (PC)	
R14 (LR)	
R13 (SP)	
R12	
R11	
R10	
R9	
R8	
R7	
R6	
R5	
R4	
R3	┤
R2	
R1	
R0	

Address Space



Registers





Address Space



0xE0100000				0xFFFFFFFF
ROM Table				
0xE0042000 External PPB		System		
0×E0042000 ETM				0~50100000
0xE0041000 TPIU		Private peripheral bus -	External	0XE0100000
0xE0040000		Filvate periprierar bus - t	LAternal	0xE0040000
0		Private peripheral bus -	Internal	0.20010000
0xE0040000 Reserved				0xE0000000
0xE000F000 SCS				
0xE000E000 Reserved				
0xE0003000 EPB		External device	1.0GB	
0xE0002000				
0×E0001000				
0×E0000000				0xA0000000
0x44000000		External RAM	1.0GB	
20MP Dit hand align	\backslash			
SZIVIB BIL DATIO Allas				
0x42000000				0x60000000
				0.00000000
31MB		Perinheral	0.5GB	
0x40100000		Peripriera	0.000	
0x40000000 INB Bit band region				0
0x24000000				0x40000000
			0.5GB	
32MB Bit band alias		SRAM	0.566	
0x22000000				0x20000000
31MB				
0x20100000		Code	0.5GB	
0x20000000 1MB Bit band region				
0.2000000				0x00000000

Instruction Encoding ADD immediate



Encoding T1 All versions of the Thumb ISA.

ADDS <Rd>,<Rn>,#<imm3>

ADD<c> <Rd>,<Rn>,#<imm3>

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	1	1	1	0	i	mm	3		Rn			Rd	

Encoding T2	All versions of the Thumb ISA.
ADDS <rdn>,#<imm8></imm8></rdn>	
ADD <c> <rdn>,#<imm8></imm8></rdn></c>	

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					-										

	0	0	1	1	0	Rdn	imm8
--	---	---	---	---	---	-----	------

Encoding 1	Г3	ARMv7-M
ADD{S} <c>.W</c>	<rd>, <rn>,</rn></rd>	# <const></const>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	.11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	i	0	1	0	0	0	S		R	'n		0	i	mm	3		R	d					im	m8			

Encoding T4 ARMv7-M

ADDW<c> <Rd>,<Rn>,#<imm12>

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 1 1 1 0 i 1 0 0 0 0 Rn 0 imm3	Rd imm8
---------------------------------	---------

A6.7.3 ADD (immediate)

This instruction adds an immediate value to a register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.



Encoding T1 All versions of the Thumb ISA. ADDS <rd>, <rn>, #<imm3> Outside IT block. ADD<c> <rd>, <rn>, #<imm3> Inside IT block.</imm3></rn></rd></c></imm3></rn></rd>												
15 14 13 12 11 10 9	876	543	2 1 0									
0 0 0 1 1 1 0) imm3	Rn	Rđ									
<pre>1 = UInt(Rd); n = UInt(Rn); setflags = !InITBlock(); imm32 = ZeroExtend(imm3, 32);</pre>												
Encoding T2	Encoding T2 All versions of the Thumb ISA.											
ADDS <rdn>,#<imm8> Outside IT block.</imm8></rdn>												
ADD <c> <rdn>,#<imm8></imm8></rdn></c>	ADD <c> <rdn>,#<imm8> Inside IT block.</imm8></rdn></c>											
15 14 13 12 11 10 9	876	543	2 1 0									
0 0 1 1 0 R	in	imm8										
<pre>d = UInt(Rdn); n = UInt(Rdn); setflags = !InITBlock(); imm32 = ZeroExtend(imm8, 32);</pre>												
Encoding T3 ARMv7-M ADD{S} <c>.W <rd>, <rn>,#<const></const></rn></rd></c>												

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14 13 12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	i	0	1	0	0	0	S		R	'n		0	imm3		R	d					im	m8			

if Rd -- '1111' && S -- '1' then SEE CMN (immediate); if Rn -- '1101' then SEE ADD (SP plus immediate); d - UInt(Rd); n - UInt(Rn); setflags - (S -- '1'); imm32 - ThumbExpandImm(i:imm3:imm8); if d IN {13,15} || n -- 15 then UNPREDICTABLE;

Encoding T4 ARMv7-M

ADDW<C> <Rd>,<Rn>,#<imm12>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	i	1	0	0	0	0	0		R	'n		0	i	mm	3		R	d					im	m8			

if Rn -- '1111' then SEE ADR; if Rn -- '1101' then SEE ADD (SP plus immediate); d - UInt(Rd); n - UInt(Rn); setflags - FALSE; imm32 - ZeroExtend(i:imm3:imm8, 32); if d IN {13,15} then UNPREDICTABLE;

Branch



Table A4-1 Branch instructions

Instruction	Usage	Range
B on page A6-40	Branch to target address	+/-1 MB
CBNZ, CBZ on page A6-52	Compare and Branch on Nonzero, Compare and Branch on Zero	0-126 B
BL on page A6-49	Call a subroutine	+/-16 MB
BLX (register) on page A6-50	Call a subroutine, optionally change instruction set	Any
BX on page A6-51	Branch to target address, change instruction set	Any
TBB, TBH on page A6-258	Table Branch (byte offsets)	0-510 B
	Table Branch (halfword offsets)	0-131070 B

Data processing instructions



Mnemonic Instruction Notes ADC Add with Carry -Thumb permits use of a modified immediate constant or a ADD Add zero-extended 12-bit immediate constant. First operand is the PC. Second operand is an immediate constant. ADR Form PC-relative Address Thumb supports a zero-extended 12-bit immediate constant. Operation is an addition or a subtraction. AND Bitwise AND _ Bitwise Bit Clear BIC _ CMN Compare Negative Sets flags. Like ADD but with no destination register. CMP Compare Sets flags. Like SUB but with no destination register. EOR Bitwise Exclusive OR -MOV Copies operand to destination Has only one operand, with the same options as the second operand in most of these instructions. If the operand is a shifted register, the instruction is an LSL, LSR, ASR, or ROR instruction instead. See Shift instructions on page A4-10 for details. Thumb permits use of a modified immediate constant or a zero-extended 16-bit immediate constant.

Table A4-2 Standard data-processing instructions

Many, Many More!

Load/Store instructions



Table A4-10 Load and store instructions

Data type	Load	Store	Load unprivileged	Store unprivileged	Load exclusive	Store exclusive
32-bit word	LDR	STR	LDRT	STRT	LDREX	STREX
16-bit halfword	-	STRH	-	STRHT	-	STREXH
16-bit unsigned halfword	LDRH	-	LDRHT	-	LDREXH	-
16-bit signed halfword	LDRSH	-	LDRSHT	-	-	-
8-bit byte	-	STRB	-	STRBT	-	STREXB
8-bit unsigned byte	LDRB	-	LDRBT	-	LDREXB	-
8-bit signed byte	LDRSB	-	LDRSBT	-	-	-
two 32-bit words	LDRD	STRD	-	-	-	-

Miscellaneous instructions



Table A4-12 Miscellaneous instructions

Instruction	See
Clear Exclusive	CLREX on page A6-56
Debug hint	DBG on page A6-67
Data Memory Barrier	DMB on page A6-68
Data Synchronization Barrier	DSB on page A6-70
Instruction Synchronization Barrier	ISB on page A6-76
If Then (makes following instructions conditional)	IT on page A6-78
No Operation	NOP on page A6-167
Preload Data	PLD , PLDW (immediate) on page A6-1
	PLD (register) on page A6-180
Preload Instruction	PLI (immediate, literal) on page A6-182
	PLI (register) on page A6-184
Send Event	SEV on page A6-212
Supervisor Call	SVC (formerly SWI) on page A6-252
Wait for Event	WFE on page A6-276
Wait for Interrupt	WFI on page A6-277
Yield	YIELD on page A6-278

Addressing Modes (again)



- Offset Addressing
 - Offset is added or subtracted from base register
 - Result used as effective address for memory access
 - [<Rn>, <offset>]
- Pre-indexed Addressing
 - Offset is applied to base register
 - Result used as effective address for memory access
 - Result written back into base register
 - [<Rn>, <offset>]!
- Post-indexed Addressing
 - The address from the base register is used as the EA
 - The offset is applied to the base and then written back
 - [<Rn>], <offset>

<offset> options



- An immediate constant
 - #10
- An index register
 - <Rm>
- A shifted index register
 - <Rm>, LSL #<shift>
- Lots of weird options...

Application Program Status Register (APSR)



31 30 29 28 27 26 0 N Z C V Q RESERVED 0

APSR bit fields are in the following two categories:

- Reserved bits are allocated to system features or are available for future expansion. Further
 information on currently allocated reserved bits is available in *The special-purpose program status
 registers (xPSR)* on page B1-8. Application level software must ignore values read from reserved bits,
 and preserve their value on a write. The bits are defined as UNK/SBZP.
- Flags that can be set by many instructions:
 - N, bit [31] Negative condition code flag. Set to bit [31] of the result of the instruction. If the result is regarded as a two's complement signed integer, then N == 1 if the result is negative and N = 0 if it is positive or zero.
 - Z, bit [30] Zero condition code flag. Set to 1 if the result of the instruction is zero, and to 0 otherwise. A result of zero often indicates an equal result from a comparison.
 - C, bit [29] Carry condition code flag. Set to 1 if the instruction results in a carry condition, for example an unsigned overflow on an addition.
 - V, bit [28] Overflow condition code flag. Set to 1 if the instruction results in an overflow condition, for example a signed overflow on an addition.
 - Q, bit [27] Set to 1 if an SSAT or USAT instruction changes (saturates) the input value for the signed or unsigned range of the result.

Updating the APSR

- SUB Rx, Ry
 - Rx = Rx Ry
 - APSR unchanged
- SUB<u>S</u>
 - Rx = Rx Ry
 - APSR N, Z, C, V updated
- ADD Rx, Ry
 - Rx = Rx + Ry
 - APSR unchanged
- ADD<u>S</u>
 - Rx = Rx + Ry
 - APSR N, Z, C, V updated





unsigned_sum = UInt(x) + UInt(y) + UInt(carry_in);

signed_sum = SInt(x) + SInt(y) + UInt(carry_in);

result = unsigned_sum<N-1:0>; // == signed_sum<N-1:0>

carry_out = if UInt(result) == unsigned_sum then '0' else '1';

overflow = if SInt(result) == signed_sum then '0' else '1';

Conditional execution: Append to many instructions for conditional execution



cond	Mnemonic extension	Meaning (integer)	Meaning (floating-point) ^{ab}	Condition flags
0000	EQ	Equal	Equal	Z = 1
0001	NE	Not equal	Not equal, or unordered	Z = 0
0010	CS C	Carry set	Greater than, equal, or unordered	C = 1
0011	CC d	Carry clear	Less than	C = 0
0100	MI	Minus, negative	Less than	N == 1
0101	PL	Plus, positive or zero	Greater than, equal, or unordered	N = 0
0110	VS	Overflow	Unordered	V == 1
0111	VC	No overflow	Not unordered	V == 0
1000	HI	Unsigned higher	Greater than, or unordered	C == 1 and Z == 0
1001	LS	Unsigned lower or same	Less than or equal	C == 0 or Z = 1
1010	GE	Signed greater than or equal	Greater than or equal	N == V
1011	LT	Signed less than	Less than, or unordered	N != V
1100	GT	Signed greater than	Greater than	$Z == 0 \text{ and } N =\!$
1101	LE	Signed less than or equal	Less than, equal, or unordered	Z = 1 or N != V
1110	None (AL) e	Always (unconditional)	Always (unconditional)	Any

Table A6-1 Condition codes

The ARM architecture "books" for this class





The ARM software tools "books" for this class





The GNU linker	
	1d (Sourcery G++ Lite 2010q1-188) Version 2.19.51
Steve Chamberlain Ian Lance Taylor	

The GNU Binary Utilities	
	(Sourcery G++ Lite 2010q1-188) Version 2.19.51
	April 2010
Roland H. Pesch Jeffrey M. Osier Cygnus Support	

Deb	ugging with gd	B	
	N	inth Edition for GDB version 7.0.50 2010021	Revs
		(Sourcery G++ Lite 2010q1	188)
Richs	rd Stallman, Roland P	Pesch, Stan Shebs, et al.	

An ARM assembly language program for GNU



STACK_TOP, 0x20000800 .equ .text .syntax unified .thumb .global _start .type start, %function _start: .word STACK TOP, start start: movs r0, #10 movs r1, #0 loop: adds r1, r0 subs r0, #1 bne loop deadloop: deadloop b .end

A simple Makefile



all:

arm-none-eabi-as -mcpu=cortex-m3 -mthumb example1.s -o example1.o
arm-none-eabi-ld -Ttext 0x0 -o example1.out example1.o
arm-none-eabi-objcopy -Obinary example1.out example.bin
arm-none-eabi-objdump -S example1.out > example1.list

An ARM assembly language program for GNU



.equ STACK_TOP, 0x20000800

.text

.syntax unified

.thumb

.global _start

.type start, %function

_start:

.word STACK_TOP, start start: movs r0, #10 movs r1, #0 loop: adds r1, r0 subs r0, #1 bne loop deadloop: b deadloop .end

Disassembled object code



example1.out: file format elf32-littlearm

Disassembly of section .text:

00000000 <	start>:
------------	---------

0:	20000800	.word	0x20000800
4:	00000009	.word	0x00000009

0000008 <start>:

8:	200a	movs	r0, #10
a:	2100	movs	r1, #0

000000c <loop>:

с:	1809	adds	r1, r1, r0
e:	3801	subs	r0, #1
10:	d1fc	bne.n	c <loop></loop>

00000012 <deadloop>: 12: e7fe

b.n 12 <deadloop>



ARM assembly example

Walk though of the ARM ISA

Tool Flow

Start on Application Binary Interface (ABI)



What are the real GNU executable names for the ARM?

- Just add the prefix "arm-none-eabi-" prefix
- Assembler (as)
 - arm-none-eabi-as
- Linker (ld)
 - arm-none-eabi-ld
- Object copy (objcopy)
 - arm-none-eabi-objcopy
- Object dump (objdump)
 - arm-none-eabi-objdump
- C Compiler (gcc)
 - arm-none-eabi-gcc
- C++ Compiler (g++)
 - arm-none-eabi-g++

A simple (hardcoded) Makefile example



all:

arm-none-eabi-as -mcpu=cortex-m3 -mthumb example1.s -o example1.o arm-none-eabi-ld -Ttext 0x0 -o example1.out example1.o arm-none-eabi-objcopy -Obinary example1.out example1.bin arm-none-eabi-objdump -S example1.out > example1.lst

What information does the disassembled file provide?

all:

arm-none-eabi-as -mcpu=cortex-m3 -mthumb example1.s -o example1.o
arm-none-eabi-ld -Ttext 0x0 -o example1.out example1.o
arm-none-eabi-objcopy -Obinary example1.out example1.bin
arm-none-eabi-objdump -S example1.out > example1.lst

	.equ .text	STACK_TOP, 0x2000080	•	example1	.out: fi	le format	elf32-littlearm
	.thumb	unifica		Disassem	blv of section	on .text:	
	.global	_start					
	.type	start, %function		00000000	<_start>:		
				0:	20000800	.word	0x20000800
_start:				4:	0000009	.word	0x0000009
	.word	STACK_TOP, start					
start:				0000008	<start>:</start>		
	movs r0, #	‡10		8:	200a	movs	r0, #10
	movs r1, a	‡0		a:	2100	movs	r1, #0
loop:							
	adds r1, i	°0		0000000c	<loop>:</loop>		
	subs r0, #	‡1		c :	1809	adds	r1, r1, r0
	bne loop			e:	3801	subs	r0, #1
deadloop:				10:	d1fc	bne.n	c <loop></loop>
	b dead	Loop					
	.end			00000012	<pre><deadloop>:</deadloop></pre>		
				12:	e7fe	b.n	12 <deadloop></deadloop>

What are the elements of a <u>real</u> assembly program?



STACK TOP, 0x20000800 /* Equates symbol to value */ .equ .text /* Tells AS to assemble region */ /* Means language is ARM UAL */ .syntax unified /* Means ARM ISA is Thumb */ .thumb /* .global exposes symbol */ .global start /* start label is the beginning */ /* ...of the program region */ /* Specifies start is a function */ start, %function .type /* start label is reset handler */ start: STACK TOP, start /* Inserts word 0x20000800 */ .word /* Inserts word (start) */ start: /* We've seen the rest ... */ movs r0, #10 movs r1, #0 loop: adds r1, r0 subs r0, #1 bne loop deadloop: deadloop b .end

How are assembly files assembled?



- \$ arm-none-eabi-as
 - Useful options
 - -mcpu
 - -mthumb
 - -0

\$ arm-none-eabi-as -mcpu=cortex-m3 -mthumb example1.s -o example1.o





ARM assembly example

Walk though of the ARM ISA

Tool Flow

Start on Application Binary Interface (ABI)

Outline



- ARM Cortex-M3 ISA and example
- Tool flow
- ABI (intro)



Register	Synonym	Special	Role in the procedure call standard
r15		PC	The Program Counter.
r14		LR	The Link Register.
r13		SP	The Stack Pointer.
r12		IP	The Intra-Procedure-call scratch register.
r11	v 8		Variable-register 8.
r10	v7		Variable-register 7.
r9		v6 SB TR	Platform register. The meaning of this register is defined by the platform standard.
r8	v5		Variable-register 5.
r7	v4		Variable register 4.
r6	v3		Variable register 3.
r5	v2		Variable register 2.
r4	v1		Variable register 1.
r3	a4		Argument / scratch register 4.
r2	a3		Argument / scratch register 3.
r1	a2		Argument / result / scratch register 2.
rO	a1		Argument / result / scratch register 1.

ABI quote



• A subroutine must preserve the contents of the registers r4-r8, r10, r11 and SP (and r9 in PCS variants that designate r9 as v6).



Questions?

Comments?

Discussion?