

Teacher



EECS 373

Design of Microprocessor-Based Systems

Website: https://www.eecs.umich.edu/courses/eecs373/

Robert Dick University of Michigan

Lecture 1: Introduction, ARM ISA

September 6 2017

Many slides from Mark Brehob

Robert Dick http://robertdick.org/ dickrp@umich.edu

- EECS Professor
- Co-founder, CEO of profitable directto-consumer athletic wearable electronics company (Stryd)
- Visiting Professor at Tsinghua University
- · Graduate studies at Princeton
- Visiting Researcher at NEC Labs, America, where technology went into their smartphones
- ~100 research papers on embedded system design

Lab instructor

- Matthew Smith
- matsmith@umich.edu
- Head lab instructor
- 15 years of 373 experience
- He has seen it before
- ... but he'll make you figure it out yourself



TAs



- Took EECS 373
- Jon Toto <jontoto@umich.edu>
- Brennan Garrett
bdgarr@umich.edu>
- Thomas Deeds <deedstho@umich.edu>
- Melinda Kothbauer <mkothbau@umich.edu>

Course goals



What is an embedded system?



- Embedded system design
- Debugging complex systems
- · Communication and marketing
- A head start on a new product or research idea

An (application-specific) computer within something else that is not generally regarded as a computer.



Embedded systems market



- Dominates general-purpose computing market in volume.
- Similar in monetary size to general-purpose computing market.
- •Growing at 15% per year, 10% for general-purpose computing.
- •Car example: half of value in embedded electronics, from zero a few decades ago.

Common requirements

- •Timely (hard real-time)
- •Wireless
- Reliable
- First time correct
- Rapidly implemented
- •Low price
- High performance
- Low power
- •Embodying deep domain knowledge
- Beautiful



Example design process








Outline



What is driving the embedded everywhere trend?



Technology Trends

Course Description/Overview


Review, Tools Overview, ISA


Moore's Law (a statement about economics): IC transistor count doubles every 18-24 months



Computer volume shrinks by 100x every decade









Price falls dramatically, and enables new applications





Computers per person





Bell's Law: A new computer class every decade "Roughly every decade a new, lower priced computer BY GORDON BELL class forms based on a new programming platform, BELL'S LAW FOR THE network, and interface BIRTH AND DEATH OF resulting in new usage and COMPUTER CLASSES the establishment of a new industry. - Gordon Bell [1972,2008]

What is driving Bell's Law?




Technology Scaling

- · Moore's Law
- · Made transistors cheap
- Dennard Scaling
- Made them fast
- But power density undermines
- Result
 - Fixed transistor count
 - Exponentially lower cost
 - Exponentially lower power
 - · Small, cheap, and low-power
 - Microcontrollers
 - Sensors
 - Memory
- Radios

Technology Innovations

- MEMS technology
- Micro-fabricated sensors
- New memories
- New cell structures (11T)
- New tech (FeRAM, FinFET)
- · Near-threshold computing
 - · Minimize active power
- Minimize static power
- New wireless systems
- · Radio architectures
- · Modulation schemes Energy harvesting



Broad availability of inexpensive, low-power, 32-bit MCUs (with enough memory to do interesting things)























Hendy's "Law": Pixels per dollar doubles annually






G. Kim, Z. Foo, Y, Lee, P. Pannuto, Y-S. Kuo, B. Kempke, M. Ghaed, S. Bang, I. Lee, Y. Kim, S. Jeong, P. Dutta, D. Sylvester, D. Blaauw,
"A Millimeter-Scale Wireless Imaging System with Continuous Motion Detection and Energy Harvesting,
In Symposium of VLSI Technology (VLSIT4), Jun. 2014.

Radio technologies enabling pervasive computing, IoT





Source: Steve Dean, Texas Instruments http://eecatalog.com/medical/2009/09/23/current-and-future-trends-in-medical-electronics/

Established commun interfaces: 802.15.4, BLE, NFC



• IEEE 802.15.4 (a.k.a. "ZigBee" stack)

- Workhorse radio technology for sensornets
- Widely adopted for low-power mesh protocols
- Middle (6LoWPAN, RPL) and upper (CoAP layers)
- Can last for years on a pair of AA batteries

Bluetooth Smart

- Short-range RF technology
- On phones and peripherals
- Can beacon for years on coin cells

Near-Field Communications (NFC)

- Asymmetric backscatter technology
- Small (mobile) readers in smartphones
- Large (stationary) readers in infrastructure
- New: ambient backscatter communications

Emerging interfaces: ultrasonic, light, vibration



Ultrasonic

- Small, low-power, short-range
- Supports very low-power wakeup
- Can support pairwise ranging of nodes

Visible Light

- Enabled by pervasive LEDs and cameras
- Supports indoor localization and comms
- Easy to modify existing LED lighting

Vibration

- Pervasive accelerometers
- Pervasive Vibration motors
- Bootstrap desktop area context







MEMS Sensors: Rapidly falling price and power of accelerometers



Non-volatile memory capacity & read/write bandwidth









NRAM








- Nonvolatile
- Fast as DRAM
- Vapor(hard)ware
- May happen


Energy harvesting and storage:



MICHIGAN

Growing application domains

- Wearable
- Social
- Location-aware
- IoT: integrated with physical world, networked
- Automated transportation
- Medical





- Every new class of computer systems will initially be seen as a toy by many or most
- As it becomes socially and commercially important, nearly everybody will act as if it was always obvious this would happen
- ... even those who claimed it would always be a toy.
- · If logic dictates something, ignore the naysayers.
- But that logic better consider potential customers.

Embedded, Everywhere Example - Stryd









Lionel Sanders setting Ironman Triathlon World Record wearing Stryd

What?

- · Tiny wearable embedded system
- · Wireless communication
- · Integrated signal processing Careful power management
- Unconventional sensors

Why?


· Lets athletes precisely control effort when training and racing so they can run faster

Why study 32-bit MCUs and FPGAs?



MCU-32 and PLDs are tied in embedded market share





What differentiates these?


FPGA


Microprocessor






Microcontroller





Modern FPGAs: best of both worlds!

























ARM is the big player



Outline



- ARM has a huge market share
 - 15-billion chips shipped in 2015
 - >90% of smartphone market
 - 10% of notebooks
- Heavy use in general embedded systems
 - Cheap to use
 - ARM appears to get an average of 8¢ per device (averaged over cheap and expensive chips)

Why study the ARM architecture (and the Cortex-M3 in particular)?

- Flexible: spin your own designs
- Intel history

Technology Trends

Course Description/Overview

Review, Tools Overview, ISA start

Course goals



Prerequisites



- Embedded system design
- Debugging complex systems
- · Communication and marketing
- A head start on a new product or research idea


- EECS 270: Introduction to Logic Design
 - Combinational and sequential logic design
 - Logic minimization, propagation delays, timing
- EECS 280: Programming and Intro Data Structures
 - C programming
 - Algorithms (e.g., sort) and data structures (e.g., lists)
- EECS 370: Introduction to Computer Organization
 - Basic computer architecture
 - CPU control/datapath, memory, I/O
 - Compiler, assembler



Example: Memory-mapped I/O




- Memory-mapped I/O
 - The idea of using memory addressed to talk to input and output devices.
 - Switches, LEDs, hard drives, keyboards, motors
- Interrupts
 - How to get the processor to become "event driven" and react to things as they happen.
- Working with analog inputs
 - Interfacing with the physical world.
- · Common devices and interfaces
 - Serial buses, timers, etc.



- Enables program to communicate directly with hardware
 - Will use in Lab 3
 - Write memory to control motor
 - Read memory to read sensors

Example: Anatomy of a timer system



Grades



- Project and Exams tend to be the major differentiators.
- Class median is generally B

Labs	24%
Project	30%
Midterm 1	16%
Midterm 2	16%
Homework	7%
Presentations	7%

Time



- This is a time-consuming class
 - 2-3 hours/week in lecture
 - 8-12 hours/week working in lab
 - Expect more during project time; some labs are a bit shorter.
 - ~20 hours (total) working on homework
 - ~20 hours (total) studying for exams.
 - ~8 hour (total) on your oral presentation
- Averages out to about 15-20 hours/week preproject and about 20 during the project...
 - This is more than I would like, but we've chosen to use industrial-strength tools, which take time to learn.

Labs



- 7 labs
 - 1. FPGA + Hardware Tools
 - 2. MCU + Software Tools
 - 3. Memory + Memory-Mapped I/O
 - 4. Interrupts
 - 5. Timers and Counters
 - 6. Serial Bus Interfacing
 - 7. Data Converters (e.g., ADCs/DACs)
- Difficulty ramps up until Lab 6.
- Labs are very time consuming.
 - As noted, students estimated 8-12 hours per lab with one lab (which varied by group) taking longer.

Open-Ended Project

Homework



- Goal: learn how to build embedded systems
 - By building an embedded system
 - Work in teams
 - You design your own project
- Will provide list.
- Can define own goal.
- Major focus of the last third of the class.
- Important to start early.
 - After labs end, some slow down.
 - That's fatal.
- This is the purpose and focus of the course.

- 7 assignments
- First (review assignment) due Wednesday
- Definitions
 - High-Z
 - Drive
 - Bus

Exams





- Two midterm exams.
- Done when focus switches to project.
- 32% of grade.
- Higher (grade, not time) variance than project.

Office hours

- Robert Dick: 3:00-4:30 Tu, Th in 2417-E EECS
- Will often be in lab
- TA and Matthew's hours on website

Outline



Verilog



- **Technology Trends**
- Course Description/Overview
- Review, Tools overview, ISA start

- · Not covered in course
- Review 270 material
- Do review homework problems
- Trial and error may work for Lab 1
- Won't work for project
- Understand key differences w. SW languages (e.g., C)
 - E.g., nonblocking statement semantics

Net states



Crash course in debugging




- · What is a bus?
- · What does "drive" mean?
- What does Hi-Z (high impedance) mean?
- Get started on HW1 before Monday.
- · Ask questions in class or on Piazza if you need help with definitions.
- Concepts should have been covered in EECS 270

- · Biggest difference between experienced and novice engineers
- · Knowing your own mind's capabilities
- Complexity scales superlinearly in system size
- Heuristics
- Get something insanely simple working and grow it
- Verify the obvious
- Verify in order of dependency

Actel's SmartFusion Evaluation Kit










A2F200M3F-FGG484ES




- 200,000 System FPGA gates, 256 KB flash memory, 64 KB SRAM, and additional distributed SRAM in the FPGA fabric and external memory
 - Peripherals include Ethernet, DMAs, I^2Cs , UARTs, timers, ADCs, DACs and additional analog resources
- USB connection for programming and debug from Actel's design tools
- USB to UART connection to UART_0 for HyperTerminal examples 10/100 Ethernet interface with on-chip MAC and external PHY
- Mixed-signal header for daughter card support












Debugger is GDB-based. Includes command line.



An embedded system






| Compose second algorithm | Coles composed | Machines Asserting | Coles analysis | Fall ladity received | Coles analysis | Coles analy

Major elements of an Instruction Set Architecture (registers, memory, word size, endianess, conditions, instructions, addressing modes)









Little-Endian (default)
 LSB is at lower address

Big-Endian


- MSB is at lower address


	Memory Offset	Value	
		(LSB) (MSB	
uint8_t a = 1;	0x0000	01 02 00 F	
uint8_t b = 2;			
uint16 t c = 255; // 0x00FF			
uint32 t d = 0x12345678;	0x0004	12 34 56 7	

Addressing: Big Endian vs Little Endian (370 slide)



- Endianness: ordering of bytes within a word
 - Little increasing numeric significance with increasing memory addresses
 - Big the opposite, most significant byte first
 - MIPS is big endian, x86 is little endian, ARM supports both






Instruction encoding



• Instructions are encoded in machine language opcodes



Assembly example



Instructions used



```
data:
```

.byte 0x12, 20, 0x20, -1

func:

mov r0, #0 mov r4, #0

bne top

movw r1, #:lower16:data r1, #:upper16:data movt

top:

ldrb r2, [r1],#1
ldrb r2, [r1] add r1, r1, #1 add r4, r4, r2 add r0, r0, #1 cmp r0, #4

mov

- Moves data from register or immediate.
- Or also from shifted register or immediate!
 - the mov assembly instruction maps to a bunch of different encodings!
- If immediate it might be a 16-bit or 32-bit instruction.
 - Not all values possible
 - why?

movw

- Actually an alias to mov.
 - "w" is "wide"
 - hints at 16-bit immediate.

From the ARMv7-M Architecture Reference Manual (posted on the website under references)





A6.7.76 MOV (register)

Move (register) copies a value from a register to the destination register. It can optionally update the condition flags based on the value.

Encoding T1 ARMv6-M, ARMv7-M If 4db and 4mb both from R0-R7, otherwise all versions of the Thumb ISA.

Moves 4db, 4mb If 4db is the PC, must be outside or last in IT block

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 0 0 0 1 1 0 D Rm Rd

Encoding T2 All versions of the Thumb ISA.

MOVS <Rd>, <Rm> (formerly LSL −Rd>, <Rm>, ≠9)

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 0 0 0 Rm Rd d = UInt(Rd); m = UInt(Rm); setflags = TRUE;
if InITBlock() then UNPREDICTABLE;

There are similar entries for move immediate, move shift (which actually maps to differ move immediate, move shifted (which actually maps to different instructions), etc.

Encoding T3 ARMv7-M MOV{S}<c>.W <Rd>,<Rm


900/(5)-cc. w odds, otto15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 1 1 0 1 0 1 0 0 1 0 8 7 1 1 1 1 1 0 0 0 0 0 Rd 0 0 0 0 Rm


Directives

- #:lower16:data
 - What does that do?
 - Why?

A6.7.78 MOVT







d = UInt(Rd); imm16 = imm4:i:imm3:imm8;
if d IN {13,15} then UNPREDICTABLE;

Assembler syntax

MOVT<c><q> <Rd>, #<imm16>

See Standard assembler syntax fields on page A6-7.

<Rd> Specifies the destination register.

Specifies the immediate value to be written to <Rd>. It must be in the range 0-65535. <imm16>

Operation

if ConditionPassed() then
 EncodingSpecificOperations();
 R[d]<31:16> = imm16;
 // R[d]<15:0> unchanged

Exceptions

None.

Loads!

- ldrb?
- ldrsb?







```
data:
```

.byte 0x12, 20, 0x20, -1

func:

mov r0, #0 mov r4, #0

movw r1, #:lower16:data movt r1, #:upper16:data

top:

ldrb r2, [r1],#1
ldrb r2, [r1]

ldrb r2, [r1] add r1, r1, #1 add r4, r4, r2 add r0, r0, #1 cmp r0, #4 bne top Done.