

Outline

EECS 373 Design of Microprocessor-Based Systems

Robert Dick University of Michigan

Lecture 7: Interrupts

26 January 2017

Slides inherited from Mark Brehob.

Context and review

- Response to Embedded Systems stand-up routine.
- Confusion → fear → nervous laughter → relief.
 Hardware vs. software programming.
- APB
 - How to interface with a bus.
 - Need to understand how to do this with a shared bus.
 - Don't need tristate buffers for SmartFusion board.
 - Review handwritten notes and lecture video if still
- fuzzy.Several other topics: volatile, function pointers, weak
- Several other topics: volatile, function pointers, weak references.
 - Use the source.



- Context and review
- Interrupts
 - General characteristics
 Our Cortex M-3
- Timers
 - General characteristics
 - SmartFusion board



Hardware vs. software programming (again)

- Reasons covering
- Common sticking point
- A few students have had trouble with this in lab
- $HDL \rightarrow FPGA$
- Control which functions (gates) are implemented.
- Control how they are connected.
- Assembly/C → ARM Cortex M-3
- Control instruction sequences.
- Control data to load into memory before execution.
- Implications
- When you write to an MMIO address, the processor/bus controller know how to set and time bus signals. Someone else built that.
- Your peripheral (SPIO in Lab 3) needs to react to those signals appropriately.

Outline

- Context and review
- Interrupts
 - General characteristics
- Our Cortex M-3
- Timers
 - General characteristics
 - SmartFusion board



Interrupts



Why do these matter?

- Informs a program of some (usually) external event.
- Interrupts execution flow.
- Enables event-driven system design!!!
- Low-power.
- Often simpler.

Key questions:

- Where do interrupts come from?
- How do we save state for later continuation?
- How can we ignore interrupts?
- How can we prioritize interrupts?
- How can we share interrupts?



I/O data transfer



Two key questions to determine how data are transferred to/from a non-trivial I/O device.

- 1. How does the CPU know when data are available?
 - a. Polling.
 - b. Interrupts.
- 2. How are data transferred into and out of the device?
 - a. Programmed I/O
 - b. Direct Memory Access (DMA)





Interrupt (a.k.a. exception or trap) causes CPU to stop executing program and execute an interrupt handler or interrupt service routine (ISR). The ISR does something and then control is returned to the interrupted program.

Interrupts are similar to procedure calls. However,

- can occur between any two instructions and even within some instructions,
- are transparent to the running program (usually),
- are not explicitly requested by the program (typically), and
- call a procedure at an address determined by the type of interrupt, not the program.

Instruction-triggered interrupts

- TLB miss.
- Illegal/unimplemented instruction.
- Divide by 0.
- Trap instruction.
- Names: trap, exception, software interrupt.

Something tells the processor there is an

• Resumes prior program at same location.

Processor transfers control to code that needs to

be executed through interrupt vector or jump

interrupt, e.g., via an input pin.

• Doing this right is complex.



- External device
- Reset button
- Timer expires
- Power failure
- System error
- Names: interrupt, external interrupt, hardware interrupt



Interrupt process

table.

ISR executes.

MICHIGAN

9





- Which ISR to call?
- How to resume program when done?
 Instruction pointer? Other state?
- What about partially executed instructions in the pipeline?
- What if we get an interrupt while we are processing our interrupt?
 What if we are in a "critical section?"



Where



Returning



- If you know the interrupt source.
 - Interrupt vector.
 - Jump table.
- If not.
 - Must poll all sources to find out.

- Need to store the return address somewhere.
 - Stack would involve a load/store that might cause another interrupt.
 - Dedicated register.
 - What if there is another interrupt?

- Implications of architectural optimizations
 - Out-of-order execution
 - If any state of a "too fast" instruction made its way out of the processor before an interrupt, system state corrupted.
 - Need to clean things up before/in ISR.



13

Nested interrupts



- If a dedicated interrupt return IP register is being used, how many do we need?
- What if the ISR is half-way through a precisely times bus transaction?
- Ignore it: Bad if it is important.
- Prioritize.
 - Take more important interrupts.
 - Ignore the rest
 - Still have dedicated register problems.
 - Have to consider possibility of ISR failing due to timing problems.

Critical section

- Ignore less important interrupts.
- Take more important interrupts.
- Avoid causing exceptions in interrupt code.
- Keep as short as possible.
 - E.g., write a value to memory that informs the program of something.
 - Program deals with it at a good time.



15

Example: generally bad



16

void isr(void) {
 Do something complex/slow.
}



Example: generally good

```
void isr(void) {
    ++(*button_pressed);
}
int superloop(void) {
    while (1) {
        if (*button_pressed) {
            --(*button_pressed);
            button_service();
        }
        Do other stuff, like Al.
        Could also sleep.
    }
}
```



19

21

Outline

.

- Context and review
- Interrupts
 - General characteristics
 Our Cortex M-3
- Timers
 - General characteristics
 - SmartFusion board
 - Sinai ti usion



20

Exception Number	Exception Type	Priority	Description
1	Reset	-3 (Highest)	Reset
2	NMI	-2	Nonmaskable interrupt (external NMI input)
3	Hard fault	-1	All fault conditions if the corresponding fault handler is not enabled
4	MemManage fault		Memory management fault; Memory Protection Unit (MPU) violation or access to illegal locations
5	Bus fault	Programmable	Bus error; occurs when Advanced High- Performance Bus (AHB) interface receives an error response from a bus slave (also called prefetch abort if it is an instruction fetch or data abort if it is a data access)
6	Usage fault	Programmable	Exceptions resulting from program error or trying to access coprocessor (the Cortex-M3 does not support a coprocessor)
7-10	Reserved	NA	
11	SVC	Programmable	Supervisor Call
12	Debug monitor	Programmable	Debug monitor (breakpoints, watchpoints, or external debug requests)
13	Reserved	NA	
14	PendSV	Programmable	Pendable Service Call
15	SYSTICK	Programmable	System Tick Timer

Table 7.2 List of External	Interrupts		
Exception Number	Exception Type	Priority	
16	External Interrupt #0	Programmable	
17	External Interrupt #1	Programmable	
***		100	
255	External Interrupt #239	Programmable	

Cortex-M3 NVIC Input	IRQ Label	IRQ Source
NM	WDOGTIMEOUT_RQ	WATCHDOG
INTISR[0]	WDOGWAKEUP_IRQ	WATCHDOG
INTISR[1]	8ROWNOUT1_5V_IRQ	
INTI58[2]	BROWNOUT3_3V_IRQ	VR/PSM
INTISR[3]	RTCMATCHEVENT_IRQ	RTC
INTI58[4]	PU_N_IRQ	RTC
INTISR[5]	EMAC_IRQ	Ethernet MAC
INTISR[6]	M3_IAP_IRQ	IAP
INTI58[7]	ENVM_0_IRQ	ENVM Controller
INTISR[8]	ENVM_1_IRQ	ENVM Controller
INTISR[9]	DMA_IRQ	Peripheral DMA
INTISR[10]	UART_0_IRQ	UART_0
INTISR[11]	UART_1_IRQ	UART_1
INTISR[12]	SPI_0_IRQ	SPI_0
INTI58[13]	SPI_1_IRQ	SPI_1
INTISR[14]	L2C_0_IRQ	120_0
INTISR[15]	I2C_0_SMBALERT_IRQ	125_0
INTIS8[16]	I2C_0_SMBSUS_IRQ	120_0
INTIS8[17]	12C_1_IRQ	12C_1
INTI58[18]	I2C_1_SMBALERT_IRQ	12C_1
INTI58[19]	I2C_1_SMBSUS_IRQ	12C_1
INTISR[20]	TIMER_1_IRQ	TIMER
INTISR[21]	TIMER_2_IRQ	TIMER
INTI58[22]	PLLLOCK_IRQ	MSS_CCC
NTI58[23]	PLLLOCKLOST_IRQ	MSS_CCC
INTISR[24]	ABM_ERROR_IRQ	AHB BUS MATRIX
INTISR[25]	Reserved	Reserved
INTI58[26]	Reserved	Reserved
INTISR[27]	Reserved	Reserved
INTISR[28]	Reserved	Reserved
INTISR[29]	Reserved	Reserved
INTISR[30]	Reserved	Reserved
INTIS8[31]	FAB_IRQ	FABRIC INTERFACE
INTI58[32]	GPIO_0_IRQ	GPIO
INTISR[33]	GPIO_1_IRQ	GPIO
INTISR[34]	GPIO_2_IRQ	GPIO
articoloci	CBIO 3 100	2000

SmartFusion interrupt sources

Table 1-5 • Smartfusion Interru

 Interspin
 Act, No, Name, RO,
 Act

 National
 Act, Act, Act, Name, RO,
 Act

 National
 Act, Act, Act, Name, RO,
 Act

 National
 Act, Act, Act, Act, Name, RO,
 Act


 National
 Act, Act, Act, Act, Name, RO,
 Act

 National
 Act, Act, Act, Act, Nation, RO,
 Act

 National
 Act, Act, A

54 more ACE specific interrupts

Interrupt vectors (in startup_a2fxxxm3.s found in <u>CMSIS</u>, startup_gcc)



Interr	upt ha	ndlers
23g	pfnVecto	rs:
24	.word	estack
25	.word	Reset Handler
26	.word	NMI Handler
27	.word	HardFault Handler
28	.word	MemManage Handler
29	.word	BusFault Handler
30	.word	UsageFault Handler
31	.word	0
32	.word	0
00	•	0






Pending interrupts



Untaken interrupts






The normal case. Once Interrupt request is seen, processor puts it in "pending" state even if hardware drops the request. IPS is cleared by the hardware once we jump to the ISR.

This figure and those following are from The Definitive Guide to the ARM Cortex-M3, Section 7.4

Handler Mode

Interrupt request cleared by software



In this case, the processor never took the interrupt because we cleared the IPS by hand (via a memory-mapped I/O register)






25

Interrupt Request not Cleared



26



27

Answer

Interrupt Request

Interrupt Pending Status

> Interrupt Active Status

> > Processor

Mode


Thread


Mode



Interrupt pulses before entering ISR









Answer



Multiple interrupt pulses before entering ISR request





32

Tail chaining



31

- Processor can serve multiple interrupts without returning to program.
- Improves response latency.
- No need for state save/restore.





Interrupt Set Enable and Clear Enable 0xE000E100-0xE000E11C, 0xE000E180-0xE000E19C

0xE000E100	SETENA0	R/W	0	Enable for external interrupt #0–31
				bit[0] for interrupt #0 (exception #16)
				bit[1] for interrupt #1 (exception #17)
				bit[31] for interrupt #31 (exception #47)
				Write 1 to set bit to 1; write 0 has no effect
				Read value indicates the current status
0xE000E180	CLRENA0	R/W	0	Clear enable for external interrupt #0-31
				bit[0] for interrupt #0
				bit[1] for interrupt #1
				bit[31] for interrupt #31
				Write 1 to clear bit to 0; write 0 has no effect
				Read value indicates the current enable status

33

Configuring the NVIC (2)

Set Pending & Clear Pending
 - 0xE000E200-0xE000E21C, 0xE000E280-0xE000E29C

0xE000E200	SETPEND0	R/W	0	Pending for external interrupt #0-31
				bit[0] for interrupt #0 (exception #16)
				bit[1] for interrupt #1 (exception #17)
				bit[31] for interrupt #31 (exception #47)
				Write 1 to set bit to 1; write 0 has no effect
				Read value indicates the current status
0xE000E280	CLRPEND0	R/W	0	Clear pending for external interrupt #0-31
				bit[0] for interrupt #0 (exception #16)
				bit[1] for interrupt #1 (exception #17)
				w
				bit[31] for interrupt #31 (exception #47)
				Write 1 to clear bit to 0; write 0 has no effect
				Read value indicates the current pending status





34

• Interrupt Active Status Register - 0xE000E300-0xE000E31C

Address	Name	Туре	Reset Value	Description
0xE000E300	ACTIVE0	R	0	Active status for external interrupt #0-31
				bit[0] for interrupt #0
				bit[1] for interrupt #1
				bit[31] for interrupt #31
0xE000E304	ACTIVE1	R	0	Active status for external interrupt #32-63
	-	-		-



Interrupt priorities



Interrupt Priority (2)



- If multiple interrupts arrive at same time, prioritize.
- 3 fixed highest priorities.
- Up to 256 programmable priorities and 128 preemption levels.
- Particular processors support a subset of priorities.
- SmartFusion supports 32 priorities: five highest bits.
- 0, 8, 16, 32, 24, 32, ...
- Higher priorities preempt lower.
- Priority can be sub-divided into groups.
- Splits register into preempt priority and subpriority.
- Subpriority used if two interrupts with same preempt priority arrive at same time.

Interrupt Priority Level Registers

 0xE000E400-0xE000E4EF

Address	Name	Туре	Reset Value	Description
0xE000E400	PRI_0 R	R/W	0 (8-bit)	Priority-level external interrupt #0
0xE000E401	PRI_1	R/W	0 (8-bit)	Priority-level external interrupt #1
	-	-	~	-
0xE000E41F	PRI_31	R/W	0 (8-bit)	Priority-level external interrupt #31
	-	E .	-	=

37

Preemption Priority and Subpriority

Priority Group	Preempt Priority Field	Subpriority Field	
0	Bit [7:1]	Bit [0]	
1	Bit [7:2]	Bit [1:0]	Use
2	Bit [7:3]	Bit [2:0]	PRIGROUP
3	Bit [7:4]	Bit [3:0]	field to control
4	Bit [7:5]	Bit [4:0]	split.
5	Bit [7:6]	Bit [5:0]	
6	Bit [7]	Bit [6:0]	1
7	None	Bit [7:0]	1

Application Interrupt and Reset Control Register (Address 0xE000ED0C)

Bits	Name	Туре	Reset Value	Description
31:16	VECTKEY	R/W	-	Access key; 0x05FA must be written to this field to write to this register, otherwise the write will be ignored; the read-back value of the upper half word is 0xFA05
15	ENDIANNESS	R	-	Indicates endianness for data: 1 for big endian (BE8) and 0 for little endian; this can only change after a reset
10:8	PRIGROUP	R/W	0	Priority group
2	SYSRESETREQ	W	-	Requests chip control logic to generate a reset
1	VECTCLRACTIVE	w	-	Clears all active state information for exceptions; typically used in debug or OS to allow system to recover from system error (Reset is safer)
0	VECTRESET	w	8	Resets the Cortex-M3 processor (except debug logic), but this will not reset circuits outside the processor

30

Masking

B1.4.3 The special-purpose mask registers

There are three special-purpose registers which are used for the purpose of priority boosting. Their function is explained in detail in *Execution priority and priority boosting within the core* on page B1-18:

- the exception mask register (PRIMASK) which has a 1-bit value
- the base priority mask (BASEPRI) which has an 8-bit value
- the fault mask (FAULTMASK) which has a 1-bit value.

All mask registers are cleared on reset. All unprivileged writes are ignored.

The formats of the mask registers are illustrated in Table B1-4. Table B1-4 The special-purpose mask registers

	31 8	7 1	0
PRIMASK	RESERVED		PM
FAULTMASK	RESERVED		FM
BASEPRI	RESERVED	BASEPRI	

PRIMASK, FAULTMASK, and BASEPRI



38

- What if we quickly want to disable all interrupts?
- Write 1 into PRIMASK to disable all interrupt except NMI MOV R0, #1
 - MSR PRIMASK, R0
- Write 0 into PRIMASK to enable all interrupts
- FAULTMASK is the same as PRIMASK, but also blocks hard fault (priority -1)
- What if we want to disable all interrupts below a certain priority?
- Write priority into BASEPRI - MOV R0, #0x60
 - MSR BASEPRI, RO



Interrupt Service Routines



- 1. Automatic saving of registers upon exception
 - PC, PSR, R0-R3, R12, LR pushed on the stack
- 2. While bus busy, fetch exception vector
- 3. Update SP to new location
- 4. Update IPSR (low part of PSR) with new exception number
- 5. Set PC to vector handler
- 6. Update LR to special value EXC_RETURN
- Several other NVIC registers get updated
- Latency: as short as 12 cycles

Example of complexity: the Reset Interrupt

PSM_EN, O

allow for BG to p

2) System is held in RESET as long as VCC15 < 0.8V.

a) In reset: registers forced to default. b) RC-Osc begins to oscillate.

c) MSS_CCC drives RC-Osc/4 into FCLK.

3) Once VCC15GOOD, PORESET N goes high. a) MSS reads from eNVM address 0x0 and 0x4.

d) PORESET_N is held low.

MSS Reset

S Q OR

PORESET N SYS REC



BROWNOUT3_3VINT BROWNOUT1_SVINT

The xPSR register layout

PSR



The APSR, IPSR and EPSR registers are allocated as mutually exclusive bitfields within a 32-bit register. The combination of the APSR, IPSR and EPSR registers is referred to as the xPSR register.

Table B1-2 The xPSR register layout

10 9 8 31 30 29 28 27 26 25 24 23 16 15 APSR N Z C V Q IPSR 0 or Exception Number

ICI/IT

44

WFI: Wait For Interrupt

VCC15 Detect

~100 µs delay before PSM is t ~20 µs delay for NVM to pow

1) No power.

VCC



43

- · Puts processor in low-power mode and waits for interrupt.
- Why?

· OS always uses MSP.

Two stacks? MSP and PSP

ICI/IT T

Can configure processor so program uses PSP.
Makes it harder for application code to corrupt OS/superloop state.

45

Outline

- Context and review
- Interrupts •
 - General characteristics
- Our Cortex M-3
- Timers
 - General characteristics
 - SmartFusion board



Timers



- Why they matter?
- Avoid pitfalls of loop-based delays.
- Waste power.
- Prevent other useful work from being done.
- Why they are complex?
- Span HW/SW boundary.



iPhone Clock App

10:36 PM

World Clock

100% 🛋

11:36 PM

10:36 PM

9:36 PM

8:36 PM

Today

+

Today

Today

atl. AT&T 🤶

New York

St. Louis

Denve

Los Angeles

Æ

Edit



• World Clock - display

time zones

event.

real time in multiple

• Alarm - alarm at certain (later) time(s).

• Stopwatch - measure

elapsed time of an

• Timer - count down time

and notify when count

becomes zero.

Motor and light Control



- Servo motors PWM signal provides control signal.
- DC motors PWM signals control power delivery.
- RGB LEDs PWM signals allow dimming through current-mode control.

Methods from Android SystemClock



49

Public Methods	
static long	currentThreadTimeMillis () Returns milliseconds running in the current thread.
static long	elapsedRealtime () Returns milliseconds since boot, including time spent in sleep.
static long	elapsedRealtimeNanos () Returns nanoseconds since boot, including time spent in sleep.
static boolean	setCurrentTimeMillis (long millis) Sets the current wall time, in milliseconds.
static void	sleep (long ms) Waits a given number of milliseconds (of uptimeMillis) before returning
static long	uptimeMillis() Returns milliseconds since boot, not counting time spent in deep sleep.

Standard C library's <time.h> header file

Library Functions

Following are the functions defined in the header time.h:


S.N.	Function & Description
1	char *asctime(const struct tm *timeptr) Returns a pointer to a string which represents the day and time of the structure timeptr.
2	clock_t clock(void) Returns the processor clock time used since the beginning of an implementation-defined era (normally the beginning of the program).
3	char *ctime(const time_t *timer) Returns a string representing the localtime based on the argument timer.
4	double difftime(time_t time_t time2) Returns the difference of seconds between time1 and time2 (time1-time2).
5	struct tm "gmtlime(const time_t "timer) The value of timer is broken up into the structure tm and expressed in Coordinated Universal Time (UTC) also known as Greenwich Mean Time (GMT).
6	struct tm "localtime(const time_t *timer) The value of timer is broken up into the structure tm and expressed in the local time zone.
7	time_t miklime(struct tm *timeptr) Converts the structure pointed to by timeptr into a time_t value according to the local time zone.
8	size_t strtiime(char *str, size_t maxsize, const char *format, const struct tm *timeptr) Formats the time represented in the structure timeptr according to the formatting rules defined in format and stored into str.
9	time_t time(time_t *timer) Calculates the current calender time and encodes it into time_t format.


Standard C library's <time.h> header file: struct tm



51

Anatomy of a timer system








Anatomy of a timer system





Timer requirements

- Wall clock date & time
 - Date: Month, Day, Year
 - Time: HH:MM:SS:mmm
 - Provided by a "real-time clock" or RTC
- Alarm: do something (call code) at certain time later
 - Later could be a delay from now (e.g., Δt)
 - Later could be actual time (e.g., today at 3pm)
- Stopwatch: measure (elapsed) time of an event
 - Instead of pushbuttons, could be function calls or
 - Hardware signals outside the processor

Timer requirements



Wall clock

- datetime_t getDateTime()
- Alarm
 - void alarm(callback, delta)
 - void alarm(callback, datetime_t)
- Stopwatch: measure (elapsed) time of an event
 - t1 = now(); ...; t2 = now(); dt = difftime(t2, t1); • GPIO_INT_ISR:
 - LDR R1, [R0, #0] % R0=timer address



Divider and timer

Control Isoic

Address

I²C

Anatomy of a timer system

RTC

MINU DAY OF WEE DATE MONTH YEAR CONTROL REGISTERS USER

Oscillator 32.768.000

Oscillato

Serial bu

SDA BUFFER

POR




56

- Often a separate module
- · Built with registers for
 - Years, Months, Days
- Hours, Mins, Seconds
- Alarms: hour, min, day Accessed via ٠
- Memory-mapped I/O
 - Serial bus (I2C, SPI)





- Wall clock
 - datetime_t getDateTime()
- Alarm
 - void alarm(callback, delta) void alarm(callback, datetime_t)
- Stopwatch: measure (elapsed) time of an event
 - t1 = now(); ...; t2 = now(); dt = difftime(t2, t1);
 - GPIO_INT_ISR:
 - LDR R1, [R0, #0] % R0=timer address









Oscillators - Crystal








62

Timer requirements

- Wall clock
 - datetime_t getDateTime()
- Alarm
 - void alarm(callback, delta)
 - void alarm(callback, datetime_t)
- Stopwatch: measure (elapsed) time of an event
 - t1 = now(); ... ; t2 = now(); dt = difftime(t2, t1);
 - GPIO_INT_ISR:

LDR R1, [R0, #0] % R0=timer address



Timer applications

Anatomy of a timer system

There are two basic activities one wants timers for:

- Measure how long something takes

 "Capture"
- Have something happen once or every X time period
 - "Compare"

Example # 1: Capture



64

• Fan

 Say you have a fan spinning and you want to know how fast it is spinning. One way to do that is to have it throw an interrupt every time it completes a rotation.

 Right idea, but might take a while to process the interrupt, heavily loaded system might see slower fan than actually exists.

- This could be bad.
- Solution? Have the timer note *immediately* how long it took and then generate the interrupt. Also restart timer immediately.
- Same issue would exist in a car when measuring speed of a wheel turning (for speedometer or anti-lock brakes).

Example # 2: Compare

Outline

- Driving a DC motor via PWM.
 - Motors turn at a speed determined by the voltage applied.
 - Doing this in analog can be hard.
 - Need to get analog out of our processor
 - Need to amplify signal in a linear way
 - (op-amp?)
 - » Generally prefer just switching
 - between "Max" and "Off" quickly.
 - Average is good enough.
 - Now don't need linear amplifier—just "on" and "off". (transistor)
 - Need a signal with a certain duty cycle and frequency.
 - That is % of time high.

Servo motor control: class exercise



- Assume 1 MHz CLK
- Design "high-level" circuit to
- Generate 1.52 ms pulse
 - Every 6 ms
 - Repeat
- How would we generalize this?



69

Timers on the SmartFusion



- SysTick Timer
 - ARM requires every Cortex-M3 to have this timer.
 - 24-bit count-down timer to generate system ticks.
 - Has own interrupt.
 - Clocked by FCLK with optional programmable divider.
- See Actel SmartFusion MSS User Guide for register definitions.

Timers on the SmartFusion

• Context and review

- Our Cortex M-3

- General characteristics

- General characteristics


- SmartFusion board

Interrupts

Timers




- Clocked from 32 kHz low-power crystal
- Automatic switching to battery power if necessary
- Can put rest of the SmartFusion to standby or sleep to reduce power
- 40-bit match register clocked by 32.768 kHz divided by 128 (256 Hz)



Timers on the SmartFusion

- Watchdog Timer
 - 32-bit down counter
 - Either reset system or NMI Interrupt if it reaches 0!




Timers on the SmartFusion



Anatomy of a timer system



"The System Timer consists of two programmable 32-bit decrementing counters that generate interrupts to the ARM® Cortex[™]-M3 and FPGA fabric. Each counter has two possible modes of operation: Periodic mode or One-Shot mode. The two timers can be concatenated to create a 64-bit timer with Periodic and One-Shot modes. The two 32-bit timers are identical"



http://www.actel.com/documents/SmartFusion_MSS_UG.pdf

Virtual timers

- Can we use more timers than exist in hardware?
- Yes. Use hardware timers as a foundation for software-controlled virtual timers.
- Maybe we have 10 events we might want to generate.
- Make a list of them and set the timer to go off for the first one.
- Repeat.



Problems?

- Only works for "compare" timer uses.
- Will result in slower ISR response time.
 May not care, could just schedule sooner.

