PowerPC Architecture and Assembly Language

An *instruction set architecture* (ISA) specifies the programmervisible aspects of a processor, independent of implementation

- number, size of registers
- precise semantics, encoding of instructions

The PowerPC ISA was jointly defined by IBM, Apple, and Motorola in 1991

- used by Apple for Power Macintosh systems
- based on IBM POWER ISA used in RS/6000 workstations
- MPC823 implements 32-bit version, no floating point

Key "RISC" features:

- fixed-length instruction encoding (32 bits)
- 32 general-purpose registers, 32 bits each
- only load and store instructions access external memory and devices; all others operate only on registers

Not-so-RISC features:

- several special-purpose registers
- some really strange instructions (like rlwimi)

A Simple Example

Here's a little code fragment that converts an (infinite) uppercase ASCII string, stored in memory, to lower case:

loop: lbz r4, 0(r3) addi r4, r4, 0x20 # 'a' - 'A' stb r4, 0(r3) addi r3, r3, 1 b loop

Let's look at what this does, instruction by instruction:

lbz r4, 0(r3)

loads a byte and zero-extends it to 32 bits

the effective address is (r3) + 0

In the notation of the data book:

 $r4 \leftarrow (24)0 \parallel MEM((r3) + 0, 1)$

Simple Example, cont'd	Loads & Stores in General			
addi r4, r4, 0x20 add an immediate value	Loads and store opcodes start with 'l' and 'st'. The next character indicates the access size, which can be <i>byte</i> , <i>halfword</i> (2 bytes), or <i>word</i> (4 bytes).			
	The effective address can be computed in two ways:			
$r4 \leftarrow (r4) + 0x20$	 "register indirect with immediate index" aka base + offset, base + displacement 			
	written "d(rA)", effective address is $(rA) + d$			
stb r4, 0(r3)	d is a 16-bit signed value			
<u>st</u> ore a <u>b</u> yte				
again, the effective address is $(r3) + 0$ MEM $((r3) + 0, 1) \leftarrow r4[24-31]$	 2. "register indirect with index", aka indexed, register + register written "rA.rB", effective address is (rA) + (rB) 			
addi r3, r3, 1 r3 \leftarrow (r3) + 1	must append 'x' to opcode to indicate inde <u>x</u> ed e.g.: stbx r4, r5, r6			
b loop <u>b</u> ranch to label 'loop' machine language actually encodes offset (-16)	<i>catch</i> : if rA (but <i>not</i> rB) is r0 in either of these forms, the processor will use the <i>value</i> 0 (<i>not</i> the contents of r0).			

Loads & Stores cont'd

• <u>Zeroing vs. algebraic</u> (loads only)

Contrast: lha r4, 0(r3)

lhz r4, 0(r3)

The algebraic option is:

- 1. not allowed for byte loads (use extsb instruction)
- 2. illegal for word loads on 32-bit implementations
- Update mode
- e.g.: lwzu r4, 1(r3)

$$EA \leftarrow (r3) + 1$$

r4 \leftarrow MEM(EA, 4)
r3 \leftarrow EA

Load/Store Miscellany

• Unaligned accesses are OK, but slower than aligned

• PowerPC is *big-endian*

• Summary:

lbz	lhz	lha	lwz	stb	sth	stw
lbzx	lhzx	lhax	lwzx	stbx	sthx	stwx
lbzu	lhzu	lhau	lwzu	stbu	sthu	stwu
lbzux	lhzux	lhaux	lwzux	stbux	sthux	stwux

- Miscellaneous
 - integer doubleword
 - floating-point
 - multiple
 - string
 - byte-reversed
 - reservations

Arithmetic & Logical Instructions

Most have two versions:

1. register-register

ex: add r1, r2, r3 means $r1 \leftarrow (r2) + (r3)$

- 2. immediate (\underline{i} suffix)
 - ex: addi r1, r2, 5 means $r1 \leftarrow (r2) + 5$

Immediate operands are limited to 16 bits. (Why?)

Immediates are *always* expanded to 32 bits for processing. Arithmetic operations (add, subtract, multiply, divide) *sign extend* the immediate, while logical operations (and, or, etc.) *zero extend* the immediate. What is the range of a signextended 16-bit immediate?

What is the range of a zero-extended 16-bit immediate?

Arith. & Logical (cont'd)

A few instructions (add, and, or, xor) have a third version:

3. immediate shifted (<u>is</u> suffix)

ex: addis r1, r2, 5 means r1 \leftarrow (r2) + (5 || 0x0000)

- and is, or is, xor is let you twiddle bits in the upper half of a register in one instruction.
- The primary use of addis is to load a value outside the 16-bit immediate range.
 - funky ld/st r0 rule applies (addi and addis *only*)
 - "simplified mnemonics":
 - lis
 - li

Aside: Dealing w/32-bit Immediates

Two ways to put a full 32-bit value in a register:

lis r3, 5 ori r3, r3, 99

or

lis r3, 5 addi r3, r3, 99

When are these *not* equivalent?

Assembler suffixes:

- @h
- @ha
- @1

Arithmetics (cont'd)

Subtraction instruction is 'subf': <u>sub</u>tract <u>f</u>rom

subf r3, r4, r5 means $r3 \leftarrow r5 - r4$

- subfic is immediate version; 'c' indicates carry flag is set
- sub, subi are "simplified mnemonics"
- neg (negate)
- Numerous other add/sub variants deal with carry flag (XER[CA]) for extended precision.

Multiply:

- classic problem: product of two 32-bit numbers is 64 bits
- mulli, mullw generate lower 32 bits of product
- mulhw, mulhwu generate upper 32 bits of product

Divide:

• divw, divwu for signed/unsigned division

Logicals, Shifts, and Rotates

Basics (register-register or register-immediate):

• and, or, xor

Plus a few more (no immediate forms):

- nand, nor, not
- eqv (not xor)
- andc, orc (complement second argument)

And on the bleeding edge:

• cntlzw

Shifts:

- slw, srw, slwi, srwi: <u>shift (left|right) word (immediate)</u>
- sraw, srawi: <u>shift right algebraic word (immediate)</u>

Rotates:

- rotlw, rotlwi, rotrwi: <u>shift (left|right) word (immediate)</u>
- no rotrw: must rotate left by 32 *n* (use subfic)
- all are simplified mnemonics for rlwnm/rlwinm...

Rotates In Their Full Glory

All rotates have two steps:

- 1. Rotate left by specified amount
 - same as rotate right by (32 *n*)
- 2. Combine result with mask
 - mask specified by beginning & ending bit positions (called MB and ME)
 - bits MB through ME are 1, others are 0
 - if (MB > ME), the 1s "wrap around"
- rlwinm: <u>r</u>otate <u>left word immediate then AND with mask</u> rlwinmrD, rS, Rotate, MaskBegin, MaskEnd
- rlwnm: <u>rotate left word then AND with mask</u>
 - like rlwinm, but rotate count in register (not immediate)
- rlwimi: <u>rotate left word immediate then mask insert</u>

<u>rlwinm is also useful for simple masking</u> (i.e. rotate count = 0)

Example Revisited

Here's a more complete version of the example that:

- initializes the address
- stops at the end of the string

string: .ascii "BIFF\0" main: lis r3, string@h r3, r3, string@l ori loop: lbz r4, 0(r3) cmpwi r4, 0 beq done addi r4, r4, 0x20 # 'a' - 'A' stb r4, 0(r3) addi r3, r3, 1 loop b done: b done

New Instructions

cmpwi r4, 0

<u>comp</u>are <u>word</u> <u>i</u>mmediate

sets three condition code bits (in CR register):

- LT
- GT
- EQ

beq done

<u>b</u>ranch if <u>eq</u>ual

branches iff (EQ == 1)

Condition Codes in General

Four compare instructions:

- cmpw, cmpwi
- cmplw, cmplwi

Also, any arithmetic, logical, shift or rotate instruction *may* set the condition codes as a side effect, if you append a '.' to the opcode.

and. r3, r4, r5

is equivalent to

and r3, r4, r5 cmpwi r3, 0

Exceptions: the following instructions do not exist

- addi., addis.
- andi, andis
- ori., oris., xori., xoris.

Conditional Branches

Can branch on any one condition bit true or false:

- blt
- bgt
- beq
- bge (also bnl)
- ble (also bng)
- bne

Any number of instructions that do not affect the condition codes may appear between the condition-code setting instruction and the branch.

The Count Register (CTR)

A special register just for looping.

li r4, 100 mtctr r4 loop: lwzu r5, 4(r6) add r7, r7, r5 bdnz loop

mtctr: <u>move to CTR</u> requires register (no immediate form) mfctr also available

bdnz: <u>b</u>ranch <u>d</u>ecrement <u>n</u>ot <u>z</u>ero

 $CTR \leftarrow CTR-1$ branch iff (CTR != 0)

condition codes are unaffected

• can combine condition code test:

bdnzt eq,loop

 $CTR \leftarrow CTR-1$ branch iff ((CTR != 0) && (EQ == 1))

variations:

- bdnzf
- bdz
- bdzt, bdzf

The Hairy Truth

- There is a fourth condition code bit (SO, for "summary overflow")
- There are eight condition registers (CR0-CR7)
 - total of 32 condition bits
 - compares & branches use CR0 by default
 - dotted arithmetic/logicals always use CR0
 - can do boolean ops directly on CR bits
- There are 1,024 possible conditional branches
- All the compares and conditional branches we've discussed are "simplified mnemonics"... "see Appendix F"!