A walk through interrupts on the PPC 823

Review - software viewpoint

Interrupt occurs

- Processor saves limited state
 - · SRR0 Next instruction to be executed when return from SRR1 – Copy of MSR
- MSR is modified. Most important is EE bit=0
- Processor jumps to the Interrupt Service Routine.
- ISR executes.
 - Needs to save state so that it can put it all back before return from interrupt.
 - · May enable nested interrupts
 - Does its thing ← <u>This is a big step...</u> · Restores state (disables nested interrupts if needed!)
 - · Return from interrupt (rfi instruction)

- · How does the ISR know where to branch to?

Details of software viewpoint

- Table 7.1 indicates the low 5-hex digits of the address.
- The IP bit of the MSR (page 6-21) determines the high order bits.
- · But even then, we need to do

different things for different Table 7-1. Offset of First Instruction by Interrupt Type interrupt lines.

- SIVEC...

00000 Reserved 00100 System Reset 00200 Machine Check 00300 Data Storage 004400 Instruction Storage	OFFSET (HEX)	INTERRUPT TYPE
00100 System Reset 00200 Mochine Check 00300 Data Storage 00400 Indiruction Storage	00000	Reserved
00200 Machine Check 00300 Data Storage 00400 Instruction Storage	00100	System Reset
00300 Data Storage 00400 Instruction Storage	00200	Machine Check
00400 Instruction Storage	00300	Data Storage
	00400	Instruction Storage
00500 External	00500	External

Table 7-1. Offset of First Instruction by Interrupt Type

OFFSET (HEX)	INTERRUPT TYPE					
00000	Reserved					
00100	System Reset					
00200	Machine Check					
00300	Data Storage					
00400	Instruction Storage					
00500	External					
00600	Alianment					

So how do we run the right code?

- · SIVEC holds an 8 bit code which indicates which interrupt was the highest level external interrupt.
 - Page 12-6.
 - This can be used to figure out which "line" is the highest priority interrupt.
- · While a switch statement would work, it is fairly ugly.
 - Rather we use an indirect branch.
 - Sample code is on page 12-11



Ok, so we've got the software mostly down...

- Some issues
 - Changing the MSR could be important.
 - We need to be sure we save *everything* we change.
 - Don't forget the condition register.
 - Not sure what to do to stop the interrupt
 We need to clear something somewhere...
- So onto hardware.

MPC 823 -- hardware

- · So how about from the hardware side?
 - We've already seen one special-purpose register (SIVEC)
 - It turns out there are a few more
 - SIPEND is a vector of pending interrupts
 - SIMASK is a vector that allows one to mask out certain interrupts.
 - SIEL toggles the IRQ interrupts from edge to level
 - We also have to understand what the different souces of interrupts might do.
 - · Let's start there.

"External" Interrupts

- There are two basic types of external interrupts
 - Those generated off-chip and those generated on-chip.
 - Hardware devices you generate on the FPGA will all be off-chip. These use the IRQ interrupts
 - Timers and other on-chip devices use the LVL interrupts.
 - Each has somewhat different functionality.

Clearing interrupts

- Every interrupt does/should have a single point of reset.
 - Think of it this way. Somewhere out there is something that is saying "this interrupt is occurring—the device is asking for service"
 - The ISR needs *some way* to clear this and indicate that the device is being dealt with.
 - Doing so remove the interrupt from SIPEND.

Clearing LVL interrupts.

- Always level-sensitive.
 - Probably why named the way they are.
- Interrupt source is either CIPR (16-497) or an event bit associated with the interrupt.
- You do NOT clear them by writing to SIPEND!

Clearing IRQ interrupts

- If the IRQ is edge-triggered the SIPEND register stores the fact that an interrupt has occurred.
 - The interrupt is cleared at SIPEND in this case
- If the IRQ is level-sensitive the interrupt is cleared by direct communication to the I/O device.
 - When designing I/O devices that generate interrupts keep these things in mind.



• We've seen SIVEC but there are more...

SIEL

System Interrupt Edge/Level

SIEI

BIT

ADDR

- Determines if IRQ interrupts are level or edge sensitive.
- Also controls if IRQ can wake the processor from low-power mode.

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

(IMMR & 0xFFFF0000) + 0x018

 FIELD
 ED0
 WM0
 ED1
 WM1
 ED2
 WM2
 ED3
 WM3
 ED4
 WM4
 ED5
 WM5
 ED6
 WM6
 ED7
 WM7

 RESET
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0







UMBER	PRIORITY	PRIORITY INTERRUPT SOURCE INTERRUPT CODE LEVEL DESCRIPTION						
0	Highest	IRQU	00000000					
1		Level 0	00000100					
2		IRQT	00001000					
3		Level 1	00001100					
4		IRQ2	00010000					
5		Level 2	00010100					
6		IRQ3	00011000					
7		Level 3	00011100					
8		IRQ4	00100000					
9		Level 4	00100100					
10		IRQ5	00101000					
11		Level 5	00101100					
12		IRQ6	00110000					
13		Level 6	00110100					
14		IRQ7	00111000					
15	Lowest	Level 7	00111100					
16-31		Reserved	-					

BIT	0	1	2	3	4	5	6	7	8	9	10	11	1	2 .	3	14	15
FIELD	IRQO	EVLC	IRQ:	LVL	I IRQ	2 LVL	2 IRQ	3 LVL:	B IRQ	4 LVL	4 IRC	5 LVL	5 IR	26 L\	1L6	RQ7	LV7
RESET	0	0	0	0	0	0	0	0	0	0	0	0	(0	0 0	
R/W	R/W	R/W	R/W	RAV	R/V	/ R//	/ R/V	/ R/V	R/V	/ R/V	/ R/V	V R/	V R/	WR	W	R/W	R/W
ADDR							(IMMF	8 0xFI	FF000	0) + 0xi	010						
SIMASK																	
BIT	0	1	2	3	4	5	6	7	8	9	10	11	12	13	1	4	15
FIELD	IRM0	LVM0	IRM1	LVM1	IRM2	LVM2	IRM3	LVM3	IRM4	LVM4	IRM5	LVM5	IRM6	6 LVIV	6 IRI	W7 L	VM7
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0)	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/V	/ R/	W	R/W
ADDR						1	IMMR a	& 0xFFF	F0000	+ 0x01	4						
SIEL																	_
BIT	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	1	5
FIELD	ED0	WM0	ED1	WM1	ED2	WM2	ED3	WM3	ED4	WM4	ED5	WM5	ED6	WM6	ED7	W	Л7
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	- (1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/₩	R/W	R/	W
ADDR						()	MMR &	0xFFFF	(0000)	+ 0x018							

OFFSET (HEX)	INTERRUPT TYPE
00000	Reserved
00100	System Reset
00200	Machine Check
00300	Data Storage
00400	Instruction Storage
00500	External
00600	Alignment
00700	Program
00800	Floating Point Unavailable
00900	Decrementer
00A00	Reserved
00B00	Reserved
00000	System Call
00D00	Trace
00E00	Floating Point Assist
01000	Implementation-Dependent Software Emulation
01100	Implementation-Dependent Instruction TLB Miss
01200	Implementation-Dependent Data TLB Miss
01300	Implementation-Dependent Instruction TLB Error
01400	Implementation-Dependent Data TLB Error
01500 - 01BFF	Reserved
01C00	Implementation-Dependent Data Breakpoint
01D00	Implementation-Dependent Instruction Breakpoint
01E00	Implementation-Dependent Peripheral Breakpoint
01F00	Implementation-Dependent Nonmaskable Development Port