







High-level view of Verilog							
Verilog descriptions look like programs:							
	C/C++	Verilog					
	Function	Module					
	Procedure Parameters	Ports					
	Variables	Wires/Regs					
Modules reand use (inBlock struct	esemble subroutin nstantiate) it in mul cture is a key princ	es in that you can wr tiple places iple	ite one description				
 Use hie 	 Use hierarchy/modularity to manage complexity 						
 But they aren't 'normal' programs Module evaluation is concurrent (every block has its own "program counter") 							
EECS 427 F08		Discussion 6	5				









Reserved Keywords								
The following is a list of the Verilog reserved keywords:								
always and assign attribute begin buf bufif0 bufif1 case casex casez cmos	endmodule endprimitive endspecify endtable endtask event for force forever fork function highz0	medium module nand negedge nmos nor not not not f0 not if1 or output parameter	reg release repeat rnmos rpmos rtran rtranif0 rtranif1 scalared signed small specify	tranif0 tranif1 tri tri0 tri1 triand trior trireg unsigned vectored wait wand				
EECS 427 F08		Discussion 6		10				

leassign	highzlpmos	param	spec	weak0
default	if	posedge	strength	weak1
defparam	ifnone	primitive	strong0	while
disable	initial	pull0	strong1	wire
edge	inout	pull1	supply0	wor
else	input	pulldown	supply1	xnor
end	integer	pullup	table	xor
endattribute	join	remos	task	
endcase	large	real	time	
endfunction	macromodule	realtime	tran	
				11

Numbers		
 Number notation: <size> ' <base formation<="" li=""/> </size>	t> <number></number>	
 Examples: 4'b1111 // 4 bit 12'habc //12 bit 16'd255 //16 bit Z is high impedance, 	: binary number : hexadecimal number : decimal number X is don't care, ? = 0 or 1 or X	
EECS 427 F08	Discussion 6	12





































Positive edge-triggered registers with resets

```
module ff1(d,clk,reset,q)
input d, clk, reset;
output q;
reg q;
always @(posedge clk)
if (reset == 1)
    q <= 0;
else
    q <= d;
    OR
always @(posedge clk or posedge reset)
if (reset) q <= 0;
else
    q <= d;
    q <= d;
</pre>
```

endmodule EECS 427 F08

Discussion 6

31