


1. Scaling

An embedded microprocessor consumes 0.72 mW/MHz (excluding leakage power) when fabricated using a 0.18 μm process. With typical standard cells (gates), the area of the processor is 2 mm^2 . Assume a 600 MHz clock frequency, and 1.8 V power supply. Its leakage power is 50 μW . Assume short channel devices, but ignore second order effects like mobility degradation, series resistance, etc.

- Power density is important for cooling the chip and packaging. Scale the circuit so that the power density decreases to 150 mW/ mm^2 but the current density remains constant. What is the new frequency of the circuit?
- Go back to the original processor and calculate the scaling required for the circuit to dissipate 0.54 mW/MHz. If there are many ways to do that, choose the one that gives maximum frequency without affecting the power density more than 20%. What is the die area of the new circuit?
- If the threshold voltage in the 0.18 μm process is 0.4V, what should be the threshold voltage in 0.13 μm process with 1.3V supply voltage? Assuming 90 mV/dec subthreshold slope, what would be the leakage power of the new processor?

2. Memory

A 1-T DRAM cell consists of a single transistor connected in series with a capacitor. For a read, the bit line is precharged to $V_{DD}/2$ by a clocked precharge circuit. Then, the access transistor is turned on by applying V_{DD} to the word line. A write is performed by applying V_{DD} or GND to the bit line and V_{DD} to the word line. Assume that $V_{T0} = 0.4 \text{ V}$, $\gamma = 0.3 \text{ V}^{1/2}$, $|2\phi_F| = 0.6 \text{ V}$.




- Find the maximum voltage across the storage capacitor C_s after a writing a 1 into the memory cell (i.e., bit line is driven to $V_{DD} = 2.5\text{V}$).
- Ignoring leakage currents, find the voltage on the bit line when this “1” is read from the memory cell.

3. Sizing

Consider a standard CMOS inverter shown above driving a capacitive load $C_L = 80 \text{ fF}$ with a relatively fast step at its input. Assume that a minimum size “unit” inverter has symmetric high and low drive strength $R_{eq,u} = 20 \text{ k}\Omega$, intrinsic output capacitance $C_{int,u} = 3 \text{ fF}$, and input


capacitance $C_{in,u} = 4$ fF. Also assume that inverter resistances and capacitances scale linearly with size.



- What is the shortest t_p that can possibly be attained for the above circuit by sizing the inverter, and how would it be sized? Call this delay t_{pmin} .
- What size should the inverter be, relative to the unit inverter, to obtain $t_p = 1.3t_{pmin}$? What are the input and intrinsic output capacitances of this inverter?
- Now consider the dynamic energy consumed driving C_{in} , C_{int} , and C_L over a complete input cycle (one logic transition in each direction). What inverter size minimizes the energy delay product of this circuit? How do the inverter capacitances compare to C_L in this case?

4. Logic

The function $F = A \text{ XOR } B$ is to be implemented in pass transistor logic according to the diagram below.



- How would you implement the pass transistor logic with NMOS-only switches? Assume both true and complimentary input signals are available.
- What is the minimum voltage at which this circuit will operate correctly (and why)? For the NMOS switches use $V_{TH0} = 0.5V$, $\gamma = 0.4V$, $2\phi_F = 0.6V$. Assume that the inverter has an ideal VTC that switches when its input is at $V_{DD}/2$.
- A level restoring PMOS transistor is now added as shown in the figure below. What are the benefits and drawbacks of this modification?

