EECS 427
VLSI Design I
MW 1:30-3:00pm
Disc: Tu 5:30-6:30pm
Zhengya Zhang
http://www.eecs.umich.edu/courses/eecs427
Slides based on lectures by Prof. Blaauw, Sylvester and Prof. Nikolic, UCB
EECS 427 F09 Lecture 1 1

































Grade Breakd	own
<ul> <li>Your project, in the form of CA and final report/presentation, is part of your grade</li> </ul>	D assignments s the dominant
Homework	10%
CAD assignments	35%
Quizzes	24% (12% each)
Final project/report, indiv. contrib.	31%
CAD late policy: within 24 hours = 2 hours = 50% penalty, see course EECS 427 F09 Lecture 1	25% penalty, 24-48 info handout

## Project Schedule

- All CAD assignments due at 7 pm except CAD9
- Tutorial (CAD): Wednesday, September 9, 7-9pm at CSE 1620
- CAD1 (inverter/nand/mux): Wednesday, September 16
- CAD2 (D flip-flop): Monday, September 21
- CAD3 (register file): Wednesday, September 30
- CAD4 (ALU): Wednesday, October 14
- CAD5 (shifter): Wednesday, October 28
- Tutorial (synthesis, place & route): Tuesday, November 3
- CAD6 (datapath): Wednesday, November 4
- CAD7 (program counter): Wednesday, November 11
- CAD8 (controller): Wednesday, November 18
- CAD9 (completion):
  - Presentation & demo: Monday Dec 14 in class
  - Report due: Same day (Dec. 14) at 1:30pm

EECS 427 F09

Lecture 1

19





Date	Торіс	Reading/Coverage	Notes,
Contombor 0	Course Introduction	1112 (roution) 22	Tutoriol1 (7 0pm)
September 9	Manufacturing	1.1-1.3 (review), 2.2, WH 3.2	rutonari (7-9pm)
9/14	Design Rules & Lavout	2.3. Insert A. WH 1.5.	
0,11	Boolgii Haloo a Eayout	WH 3.3	
9/16	CMOS Review	5.4, 6.2	CAD1 due
9/21	Logical Effort	handouts	HW1 due
	°,		CAD2 due
9/23	Logical Effort	handouts	
9/28	Logic Styles	6.2	HW2 due (teams)
9/30	Adders	11.1-11.3.1	CAD3 due
October 5	Adders	11.3.2-11.3.3	
10/7	Shifters	11.5, WH 10.8	HW3 due (initial
			proposal)
10/12	Multipliers	11.4	
10/14	Quiz 1		CAD4 due
10/12 10/14 10/19, 10/20	Multipliers Quiz 1 - Fall Study Break, No Classes	11.4	proposal) CAD4 due

_			-		
10/	21	Power and Energy	5.5, 6.3, CBF 7		
10/2	26	Dynamic Power Reduction	11.7	CADE due	
No.	20 vember 2	Dynamic Logic	6.3	CAD5 due	
11/4	4	Interconnects	4.3.1, 4.3.2, 4.4.1- 4.4.3, 9.3.3	CAD6 due	
11/	9	Design Styles, Synthesis	8.1-8.4		
11/	11	Timing, skew/jitter	10.1-10.3	CAD7 due	
11/	16	Timing cont., D-Q, pulsed latches	10.3, 7.4	HW4 due (detailed proposal)	
11/	18	Memory Core and Peripherals	12.1-12.3	CAD8 due	
11/3	23	Quiz 2			
11/2	25	Memory Reliability and Power	12.4, 12.5		
11/3	26, 11/27 - `	Thanksgiving Break, No Classes			l

11/3(		Design_for_Test (DFT)	Insert H 3 CBE Ch 25		
Dece	mber 2 C	Clock Distribution & Robustness	10.3.3, 10.6, CBF Ch. 13		
12/7	A T	Advanced Interconnect Techniques	9.5		
12/9	F	Power Grid and Other Issues	WH 12.3, CBF 24	Course evaluations in class	
12/14	ł F F	Final Project Demos Final Project Presentations		CAD9: final due HW5 due (report) HW6 (presentation)	
12/9	F F F F	Fechniques Power Grid and Other Issues Final Project Demos Final Project Presentations	WH 12.3, CBF 24	Course evaluations in class CAD9: final due HW5 due (report) HW6 (presentation)	

























