
EECS 427

Lecture 2: Design Rules & Layout Intro

Reading: 2.3, Insert A, Weste 1.5, 3.3
(handouts)

With thanks to Irwin/Narayanan

Logistics

- CAD1 due this Wednesday, Sept. 16 at 7pm
- HW1 due next Monday, Sept. 21 at the beginning of lecture
- HW1 readings: 3.5, 12.2, 5.4, 6.2.3

- Wei-Hsiang's office hours are M/Th 4-6pm and Tu 6:30-7:30pm (CAD1 Questions are encouraged!)
- Discussions start this week: Tu 5:30-6:30pm

Seminar Announcement



**COMPUTER SCIENCE AND ENGINEERING
DISTINGUISHED LECTURER**

**Shekhar Borkar
Director, Microprocessor Technology Lab
Intel Corporation**

Tuesday 4:00-5:00 pm 1670 CSE

Last Time

- Course intro and logistics
- Processing flow: helps you to picture how the layout relates to the physical silicon implementation

Outline

- Design rules introduction
 - What are they and why do we have them?
- You will quickly memorize our own design rules!

EECS 427 F09

Lecture 2


5

Self-Aligned Gates


1. Create thin oxide in the “active” regions, thick elsewhere




2. Deposit polysilicon



3. Etch thin oxide from active region (poly acts as a mask for the diffusion)



4. Implant dopant



EECS 427 F09

Lecture 2

6

Design Rules

- Interface between the circuit designer and process engineer
- Guidelines for constructing process masks
- Unit dimension: minimum feature size (transistor gate length)
 - scalable design rules: lambda parameter
 - absolute dimensions: **micron rules**
- Rules constructed to ensure that design works even when small fab errors (within some tolerance) occur
- A complete set includes
 - set of layers
 - intra-layer: relations between objects in the same layer
 - inter-layer: relations between objects on different layers

EECS 427 F09


Lecture 2

7

Why Have Design Rules?


- To be able to tolerate some level of fabrication errors such as

1. Mask misalignment



2. Dust

3. Process parameters
(e.g., lateral diffusion)










4. Rough surfaces

EECS 427 F09

Lecture 2

8

Typical CMOS Process Layers



















Layers	Key Points	Layout
Well (n, p)	N-well process → p-type wafer (no p-well)	NW 
Active Area (n+, p+) → Select (n+, p+)	Active area determines transistor location	RX 
	Select is where n+ and p+ ion implantation occurs; also used to create well and substrate contacts	BP 
Polysilicon	Poly overlapping with active = transistor	PC 
Metal1		M1 
Metal2		M2 
Contact to Active	All contacts/vias are the same size (eases processing)	CA 
Contact to Poly		Vx (various colors)
Via		

EECS 427 F09

Lecture 2

9

Layers in the book's 0.25 μm CMOS process

Layer Description	Representation				
metal	 m1	 m2	 m3	 m4	 m5
well	 nw				
polysilicon	 poly				
contacts & vias	 ct	 v12,v23,v34,v45	 nwc	 pwc	
active area and FETs	 ndif	 pdif	 nfct	 pfct	
select	 nplus	 pplus	 prb		

The book's process is NOT exactly the same as the one we will be using


EECS 427 F09

Lecture 2

10

Intra-Layer Design Rule

- Minimum dimensions (e.g., widths) of objects on each layer to maintain that object after fab
 - minimum line width is set by the resolution of the patterning process (photolithography)
- Minimum spaces between objects (that are *not* related) on the same layer to ensure they will not short after fab




EECS 427 F09

Lecture 2

11

Optical Proximity Correction (OPC)




Nick Cobb, UCB

EECS 427 F09

Lecture 2

12

Optical Proximity Correction (OPC)




Nick Cobb, UCB

EECS 427 F09

Lecture 2

13

Intra-Layer Design Rules




EECS 427 F09

Lecture 2

14

Inter-Layer Design Rule

Transistor rules – transistor formed by overlap of diffusion (also called active) and poly layers




EECS 427 F09

Lecture 2

15

Transistor Layout



EECS 427 F09


Lecture 2

16

Contacts

Contact and via rules

M1 contact to p-diffusion	} Contact Mask
M1 contact to n-diffusion	
M1 contact to poly	
Mx contact to My	Via Masks




EECS 427 F09

Lecture 2

17

Vias and Contacts




EECS 427 F09


Lecture 2

18

CMOS Inverter Layout




(a) Layout




(b) Cross-Section along A-A'

Example of Layout Editor




2 series connected devices

Design Rule Check (DRC)



poly not fet to all diff minimum spacing = 0.15 um.

Stick Diagram



- Dimensionless layout entities
- Only topology is important

Stick diagram of inverter

Antenna rules


- Charging in semiconductor processing
 - Many process steps use plasmas, charged particles
 - Charge collects on conducting poly, metal surfaces
 - Large amounts of charge on poly can create huge E-fields across the thin gate oxide and lead to breakdown
 - Amount of charge collected is proportional to area of conductors
- Important ratio: antenna ratio defined as:
 - $(A_{\text{poly}} + A_{\text{M1}} + \dots) / A_{\text{gate_ox}}$
 - A_{Mx} = metal x area electrically connected to node
 - This is very conservative as higher levels of metal can alleviate the problem
 - If a diode is attached along the line, antenna rules are relaxed
 - Provides a low impedance path for large amounts of charge to be removed from the conductor

EECS 427 F09

Lecture 2

23

Latch-up



- Most commonly a problem for I/O pads with big drivers, large currents, possible voltage overshoots

EECS 427 F09

Lecture 2

24


How to avoid latch-up

- Reduce the gain product $\beta_1 \times \beta_2$
 - move n-well and n+ source/drain farther apart increases width of the base of Q2 and reduces gain $\beta_2 \rightarrow$ also reduces circuit density
 - buried n+ layer in well reduces gain of Q1
- Reduce the well and substrate resistances, producing lower voltage drops
 - higher substrate doping level reduces R_{sub}
 - reduce R_{well} by making low resistance contact to GND
 - guard rings around p- and/or n-well, with frequent contacts to the rings, reduces the parasitic resistances

Aim for 1 well or substrate plug per gate

EECS 427 F09

Lecture 2



Summary

- Design rules = contract between process engineer and designer
 - Balance between yield and performance
- Next time: CMOS review
- Readings: 5.4, 6.2
- Tutorial 2 in discussion on Tuesday
- CAD2 will be assigned on Wednesday
- Form a group in two weeks!
- Shekhar Borkar's Seminar on Tuesday 4-5pm 1670 CSE

EECS 427 F09

Lecture 2

26