
EECS 427

Lecture 9: Shifters and Multipliers

Readings: 11.5, WH 10.8, 11.4


Reminders

- HW3 – project initial proposal: due tonight at 7 pm
 - Email your initial proposal (one per group) in doc format to zhengya@eecs.umich by 7 pm
 - Limit your write-up to 4 pages maximum. Keep it brief and clear.
 - Start executing your proposal in parallel with CAD assignment
 - HW4 (detailed proposal) due 11/16
- Quiz 1 on Wednesday 10/14
 - Samples (with solutions) from past terms are posted
 - Half-lecture review next Monday
 - Zhengya's office hours next week: M 3-4 pm, Tu 3:30-5:30 pm, no office hour on Wed.
- CAD4 is due Wednesday 10/14
 - You can submit it by Thursday 10/15 at noon

Last Time

- Full adder
 - Mirror adder – size it carefully
 - Transmission-gate adder – efficient XOR implementation
 - Manchester carry chain – long RC chain
- Adder topologies
 - Ripple carry – simple, small adders
 - Carry bypass – skip in groups
 - Carry select – pre-computation to shorten the critical path
 - Carry look-ahead – compute carry-in for higher order bits to shorten the critical path
- Carry look-ahead adder
 - Kogge-Stone – full tree, regular interconnect, consistent fanout, large area and high power

Carry-Bypass Adder




$$t_{adder} = t_{setup} + M t_{carry} + (N/M - 1) t_{bypass} + (M - 1) t_{carry} + t_{sum}$$

Inner blocks do not contribute to worst-case delay since they have time to compute while bits 0-3 are propagating (assuming they have a generate or delete)

Overview


- Carry look-ahead adder
 - Kogge-Stone
 - Radix 2 or Radix 4
 - Sparse tree, Brent-Kung
- Shifter
 - Barrel shifter
 - Logarithmic shifter
- Multiplier
 - Array multiplier
 - Carry save multiplier
 - Modified Booth recoding
 - Tree multiplier

Tree Adder



16-bit radix-2 Kogge-Stone tree

Domino Adder




EECS 427 F09

Lecture 9

7

Domino Adder




EECS 427 F09


Lecture 9

8

Domino Sum




Tree Adder




16-bit radix-4 Kogge-Stone Tree

Sparse Tree



16-bit radix-2 sparse tree with sparseness of 2

Tree Adder



Brent-Kung Tree

Radix 2 vs. Radix 4

- Fanout consideration
 - Easier to drive large fanouts with Radix-2
 - Radix-4 has fewer stages and could have speed advantage when driving low fanouts
- Wire length consideration
 - Radix-4 has longer wires (64 bits: crosses 48 bit slices vs. 32 in radix-2). Fewer logic stages precedes large wireload.
- Logic consideration
 - Radix-2 has lower stack heights

Full vs. Sparse Trees

- Not all the carries are calculated in sparse trees
 - Only every 2nd, 4th, etc.
 - Reduced (uneven) input capacitance
 - Fewer transistors and wires
 - Lower power
- Sparse tree adders need to recover missing carries
 - Ripple (extra gate delay)
 - Precompute (extra fanout)
 - Complex precomputation can get into the critical path

Shift Types


- Arithmetic vs. logical shift (Start with 1101)
 - Logical shift (baseline op for us)
 - Logical shift right by 1: 0110 } Shift in 0s for logical right shifts
 - Logical shift right by 2: 0011 }
 - Logical shift left by 1: 1010 } Shift in 0s for left shifts
 - Logical shift left by 2: 0100 }
 - Arithmetic shift (not baseline)
 - Arithmetic left shifts same as logical
 - Arithmetic right shift by 1: 1110 } Repeat sign of MSB for arithmetic right shifts
 - Arithmetic right shift by 2: 1111 }

EECS 427 F09

Lecture 9

15

The Binary Shifter Concept




EECS 427 F09

Lecture 9

Thanks to: Irwin/Narayagan


Barrel Shifter



Area Dominated by Wiring

Requires decoding of shift amount given in instruction word

4x4 Barrel Shifter




Only 1 shift bit high at any time

$$\text{Width}_{\text{barrel}} \sim 2 p_m N$$

N is max shift width (15 for us), p_m is metal pitch

Logarithmic Shifter




EECS 427 F09

Lecture 9

19

0-7 bit Logarithmic Shifter



$$width_{\log} \sim p_m (2K + (1 + 2 + \dots + 2^{K-1})) = p_m (2^K + 2K - 1)$$

$$K = \log_2 N$$

EECS 427 F09

Lecture 9

20

Other Spins on Shifters

- \log_4 instead of \log_2
 - Advantage: Fewer stages of pass transistors
 - Disadvantage: must re-encode the control bits
 - Ex: 16 bits \rightarrow 4 stages of pass transistors for \log_2 vs. only 2 stages for \log_4
- Can use CMOS transmission gates instead of NMOS pass transistors
- Rotate instruction – could be an ISA addition
 - 11010101 \rightarrow rotate right by 5 bits \rightarrow 10101110
- Reverse order shifters – do the big shifts first
 - Helpful because the big shifts have larger wire capacitances
 - Elmore delay is reduced by having large caps charged through the least resistance (fewest pass transistors)

Multiplication


Multiplicand (M bits)	1 0 1 0 1 0				
Multiplier (N bits)	1 0 1 1				
Partial Products (N)	<table style="border-collapse: collapse; margin-left: 40px;"> <tr> <td style="border-top: 1px solid black; padding: 2px 10px;">1 0 1 0 1 0</td> </tr> <tr> <td style="padding: 2px 10px;">1 0 1 0 1 0</td> </tr> <tr> <td style="padding: 2px 10px;">0 0 0 0 0 0</td> </tr> <tr> <td style="border-top: 1px solid black; padding: 2px 10px;">1 0 1 0 1 0</td> </tr> </table>	1 0 1 0 1 0	1 0 1 0 1 0	0 0 0 0 0 0	1 0 1 0 1 0
1 0 1 0 1 0					
1 0 1 0 1 0					
0 0 0 0 0 0					
1 0 1 0 1 0					
Result (M + N bits)	1 1 1 0 0 1 1 1 0				

Main Steps

1. Generate partial products
2. Accumulate partial products
3. Final addition (usually using a fast carry lookahead adder)


Negative numbers: Either convert to nonnegative numbers (keeping track of original signs) or use Booth multipliers

Generating Partial Products



- All partial products: Bitwise AND
- Booth's algorithm reduces number of partial products

Array Multiplier




EECS 427 F09

Lecture 9

25

Multiplier Array Critical Path




$$T \sim (M + N) t_{\text{carry}} + N t_{\text{sum}} + t_{\text{and}}$$

EECS 427 F09

Lecture 9

26


Carry-Save Multiplier



Vector Merging Adder

$$T \sim N t_{\text{carry}} + t_{\text{and}} + t_{\text{merge}}$$

Floorplan



Booth's Recoding

- Objective: Reduce number of partial products
- Observation: Replace a string of n 1s in the multiplier by a leading 1, a string of $n-1$ 0s, and a trailing -1.
- Rationale: $X \times (2^{n-1} + \dots + 2^1 + 2^0) = X \times (2^n - 2^0)$

• Example:

$$\begin{array}{r}
 000111 \quad (7) \\
 000110 \quad (6) \\
 \hline
 11111001 \quad (7) \\
 000111 \\
 \hline
 1000101010 \quad (42)
 \end{array}$$

- Algorithm: For each string of n consecutive 1s in multiplier, subtract Y , shift n times to the left, and add Y .

Modified Booth Recoding

- Non-FSM hardware implementation of Booth's algorithm
- Recode multiplier in higher radix to reduce number of partial products
- For radix-4 encoding, number of partial products is $N/2$.

Example: $Y = 011100$

$$\begin{array}{ccccccc}
 & 0 & 1 & 1 & 1 & 0 & 0 \\
 & & \underbrace{\hspace{1.5em}} & \underbrace{\hspace{1.5em}} & \underbrace{\hspace{1.5em}} & & \\
 & & 1 & 3 & 0 & &
 \end{array}$$

⇒ Need to be able to multiply X by 0, 1, 2, $\textcircled{3}$?

Hint: Use subtraction

Recoding Table

From MSB to LSB, look at multiplier bits two at a time and in conjunction with the MSB of adjacent less-significant pair

Y_{2i+1}	Y_{2i}	Y_{2i-1}	PP_i	
0	0	0	0	
0	0	1	X	
0	1	0	X	start of string of 1s
0	1	1	2X	
1	0	0	-2X	
1	0	1	-X	why -x?
1	1	0	-X	
1	1	1	0	end of string of 1s

Overlap with next pair of bits

EECS 427 F09

Lecture 9

31

Example

$10110010 \quad (-78)$
 recode $\rightarrow 10011101 \quad (-99)$

111111110110010
 00000001001110
 11110110010
 001001110

~~1~~0001111000101010 (7722)

EECS 427 F09

Lecture 9


32

In-class example

$$\begin{array}{r}
 \quad 010111 \\
 X \quad \underline{011110}
 \end{array}$$


Booth Decoding and Partial Product Generation

Operation	NEG	ZERO	TWO
x 0	0	1	0
x 1	0	0	0
x (-1)	1	0	0
x 2	0	0	1
x (-2)	1	0	1




Sign Extension

- Partial products can be negative
 - Require sign extension, which is cumbersome




Simplified Sign Ext.

- Sign bits are either all 0's or all 1's
 - Note that all 0's is all 1's + 1 in proper column




Even Simpler Sign Ext.

- No need to add all the 1's in hardware
 - Precompute the answer!




3:2 Compressor

Encode the sum of 3 bits using 2 bits




3:2 Compressor

In constant time, convert the sum of 3 n-bit numbers a, b, d into a sum of 2 n-bit numbers s and c




Wallace Tree Multiplier

Partial products




(a)

First stage




(b)

Second stage




(c)

Final adder




(d)

Array Multiplier



Wallace Tree Multiplier



- In $\log_{3/2}N$ levels, tree of (3:2) compressors can transform sum of N numbers into sum of 2 numbers

Summary

- Generally speaking, multiply function consists of AND functions to generate the partial products and lots of addition
 - Carry and sum delays of adder cells can be equally critical
- Carry-save multiplier shortens critical path
 - Increases one more adder stage
- Modified Booth recoding reduces the # of partial products to be added, improves speed
 - Also suitable for 2s complement multiplication
- Tree structures reduce the # of adders needed and delay increases only logarithmically with # of bits
 - Inefficient layout structure
- Could pipeline the datapath to increase performance