EECS 427 - VLSI Design I Fall 2010

Handouts

Tutorial 1

Tutorial 1.5

Bus Naming in Cadence

Bus Tapping in Cadence

427 Project ISA and Baseline Architecture

Instruction Timing for Baseline Processor

MOSIS NDA for IBM 0.13um technology