#### EECS 427 Lecture 2: Design rules & layout intro

## Reading: 2.3, Insert A, Weste 1.5, 3.3 (handouts)

With thanks to Irwin/Narayanan

Lecture 2

#### Last Time

- Course intro/logistics
- Processing flow: helps you to picture how the layout relates to the physical silicon implementation
- HW1 due next Thursday Jan 18 at beginning of lecture
- CAD1  $\rightarrow$  due Friday, Jan 12, 7pm
  - Best to start right after you do the CAD tutorial
  - Let me know if you don't have a class account

#### Outline

- Design rules introduction
  What are they and why do we have them?
- You will quickly memorize our own design rules!

### Self-Aligned Gates

 Create thin oxide in the "active" regions, thick elsewhere



2. Deposit polysilicon



 Etch thin oxide from active region (poly acts as a mask for the diffusion)



4. Implant dopant



#### **Design Rules**

- Interface between the circuit designer and process engineer
- Guidelines for constructing process masks
- Unit dimension: minimum feature size (transistor gate length)
  - scalable design rules: lambda parameter
  - absolute dimensions: micron rules
- Rules constructed to ensure that design works even when small fab errors (within some tolerance) occur
- A complete set includes
  - set of layers
  - intra-layer: relations between objects in the same layer
  - inter-layer: relations between objects on different layers

### Why Have Design Rules?

- To be able to tolerate some level of fabrication errors such as
- 1. Mask misalignment
- 2. Dust
- 3. Process parameters (e.g., lateral diffusion)
- 4. Rough surfaces





#### **Typical CMOS Process Layers**

Layer	Key points:
-	Key points

Well (p,n)

Active Area (n+,p+)

Select (p+,n+)

Polysilicon

Metal1

Metal2

Contact To Poly

Contact To Diffusion

Via

EECS 427 W07

N-well process  $\rightarrow$  p-type wafer (no p-well)

Active area determines where transistors may go

Poly overlapping with active = transistor

Select is where n+ and p+ ion implantation occurs; it can be used to place an opposite type region (e.g., put p+ select within n-well to create a p+ well plug, more later)

All contacts/vias are the same size (eases processing)

# Layers in the book's 0.25 µm CMOS process



The book's process is NOT exactly the same as the one we will be using

In general the numbers in these slides are not the numbers you will use, they are simply representative of what Design Rules are like

EECS 427 W07

#### Intra-Layer Design Rule Origins

- Minimum dimensions (e.g., widths) of objects on each layer to maintain that object after fab
  - minimum line width is set by the resolution of the patterning process (photolithography)
- Minimum spaces between objects (that are not related) on the same layer to ensure they will not short after fab



#### Intra-Layer Design Rules



#### Inter-Layer Design Rule Origins

Transistor rules – transistor formed by overlap of diffusion (also called active) and poly layers



Catastrophic error, source and drain are shorted

**Unrelated Poly & Diffusion** 



Diffusion region is more resistive (narrower), but still working

But never use diffusion for routing!

#### **Transistor Layout**



#### Inter-Layer Design Rule Origins, Cont.



#### Vias and Contacts



#### **CMOS** Inverter Layout



#### **Example of Layout Editor**



2 series connected devices

#### Design Rule Check (DRC)



#### Stick Diagram



#### Stick diagram of inverter

#### Antenna rules

- Charging in semiconductor processing
  - Many process steps use plasmas, charged particles
  - Charge collects on conducting poly, metal surfaces
  - Large amounts of charge on poly can create huge E-fields across the thin gate oxide and lead to breakdown
  - Amount of charge collected is proportional to area of conductors
- Important ratio: antenna ratio defined as:
  - $(A_{poly} + A_{M1} + ...) / A_{gate_ox}$
  - $-A_{Mx}$  = metal x area electrically connected to node
    - This is very conservative as higher levels of metal can alleviate the problem
  - If a diode is attached along the line, antenna rules are relaxed
    - Provides a low impedance path for large amounts of charge to be removed from the conductor

#### Latch-up



• Most commonly a problem for I/O pads with big drivers, large currents, possible voltage overshoots

#### How to avoid latch-up

- Reduce the gain product  $\beta 1 \ge \beta 2$ 
  - move n-well and n+ source/drain farther apart increases width of the base of Q2 and reduces gain  $\beta 2 \rightarrow a$ lso reduces circuit density
  - buried n+ layer in well reduces gain of Q1
- Reduce the well and substrate resistances, producing lower voltage drops
  - higher substrate doping level reduces Rsub
  - reduce Rwell by making low resistance contact to GND
  - guard rings around p- and/or n-well, with frequent contacts to the rings, reduces the parasitic resistances



#### Summary

 Design rules = contract between process engineer and designer

– Balance between yield and performance

- Next time: Design Flows.
- Reading: 8.1 8.4
- Remember the CAD tutorial which will really introduce you to layout (hands-on)