

Discussion 4

Wei-Hsiang Ma

2009/02/04

Announcement

- CAD3 is due today
- CAD4 will be on line today

CAD4 requirements

- No metal4 and metal5 until datapath assignment
- Implement ADD, SUB, CMP, AND, OR, XOR, and immediate form of those functions
- Remember to implement the sign/zero extends
- Bit-slice width match with RF
- The VDD and GND metal2 power grid should use the same track as RF.

Logic functions

- 2 ways to implement the logic functions
 - Muxing: higher power, faster
 - Utilize part of the adder: lower power, slower.
 - $\text{Sum} = A \text{ xor } B \text{ xor } C$
 - $\text{Carry} = AB + AC + BC$
- XOR: output from sum, $\text{cin} = 0$ for every bit
- AND: output from Cout, $\text{cin} = 0$
- OR: output from Cout, $\text{cin} = 1$

PSR

(Processor Status Register)

- Have signals ready for PSR
- PSR conditions: (Cn= carry out of MSB)
 - C: carry (Cn for ADD, Cn_b for SUB)
 - F: overflow (Cn xor Cn-1)
 - Z: isZero (Nor bits of ALU output)
 - N: negative (Cn xor Cn-1 xor Sn-1) (signed)
 - L: low (Cn_b) (unsigned)

Future Discussion Topic

- CAD4 is ALU, CAD5 is shifter, both are custom project
- CAD6 is Program Counter(PC), and you need to use know Verilog /Synthesis flow to finish CAD6
- 2/13: Verilog/ Synthesis
- 2/20: Auto Place & Route (APR)
- Other suggestion??