
EECS 427
Lecture 10: Multipliers
Reading: 11.4 (skip Tree Multiplier
section, for now)

1

Last Time

- Full adder cells and adder topologies
 - Carry bypass and carry select offer decent speed gains over ripple carry and relatively low complexity
 - Carry lookahead based techniques are much faster for $N > 16$, lots more area/complexity
 - Adder cells: mirror structure or transmission gates

2

Lecture Overview

- Multiplier implementations
- Multipliers are vital in digital signal processing and standard desktop processors
- They are speed limiting – very slow operations

3

Binary Multiplication

	1 0 1 0 1 0	Multiplicand (M-bits)
x	1 0 1 1	Multiplier (N-bits)
<hr/>		
	1 0 1 0 1 0	} Partial products
	1 0 1 0 1 0	
	0 0 0 0 0 0	
	0 0 0 0 0 0	
+	1 0 1 0 1 0	
<hr/>		
	1 1 1 0 0 1 1 1 0	Result

4


Key points

- $N \times M$ multiplication fits in $N+M$ bits
- 2s complement multiplication is more difficult: Either convert to + numbers and keep track of original signs OR use Booth's algorithm
- Major steps are:
 - 1) Partial product generation
 - 2) Partial product accumulation
 - 3) Final addition (done using fast carry lookahead techniques)

5

Generating Partial Products


- All partial products: AND




- Booth's recoding – reduction of partial product count (more later)

6

The Array Multiplier




MxN Array Multiplier — Critical Path



$$t_{mult} = [(M-1)+(N-2)]t_{carry} + (N-1)t_{sum} + t_{and}$$

Both carry and sum delays important: T-gate adder cell...

Carry-Save Multiplier



Vector Merging Adder

$$t_{mult} = (N-1)t_{carry} + t_{and} + t_{merge}$$

Booth Recoding

- To implement 2s complement multiplication, modified Booth recoding is typically used
- Idea: Recode the multiplier value in a higher radix in order to reduce the # of partial products

• Ex:

	0	1	0	1	1	1	1	(23)
	0	1	1	1	1	0	(30)	
	└	└	└					
	1	3	2					690

Modified Booth Recoding

- Now we need to be able to multiply by 0,1,2, or 3
 - +3 is not easy to implement; requires two stages (+4X – 1X OR +2X + 1X)
- Instead look at three bits at a time and use negatives:
 - $\pm 2X, \pm 1X, 0$
 - Must be able to multiply by 0, 1, 2, -1, -2
 - 0 and 1 are easy, 2X involves a shift left by 1 bit position, -1X: invert all bits and set $C_{in} = 1$, -2X: invert all bits, carry in a 1, and shift left by 1 bit

11

Recoding table

- Instead of 3Y, use $-Y$, then increment next partial product to add 4Y
- Similarly, for 2Y, use $-2Y$, then increment next partial product to add 4Y

$x_{i+2}x_{i+1}x_i$	Add to partial product
000	+0Y
001	+1Y
010	+1Y
011	+2Y
100	-2Y
101	-1Y
110	-1Y
111	-0Y

12

Example

- 010111 (23) Originally: 011110
 011110 (30) 011 → +2
 690 111 → 0
 100 → -2
 LSB extends with 0s
 So we have:
 (+2)(0)(-2)

13

Example, two 8-bit negative #'s

	10110010 = -78	Recode: 10011101
Extend sign in partial products	X	
	10011101 = -99	
	1111111110110010	010 → +1
	00000001001110	110 → -1
	111101100100	011 → +2
	0010011100	100 → -2
	10001111000101010	= 7722
	↑	
	Ignore carry out into 17 th place	

14


In-class example

$$\begin{array}{r} \quad 010111 \\ X \quad \underline{011110} \end{array}$$

15

Booth Decoding and Partial Product Generation

Operation	NEG	ZERO	TWO
x 0	0	1	0
x 1	0	0	0
x (-1)	1	0	0
x 2	0	0	1
x (-2)	1	0	1



16

Summary

- Generally, multiply function consists of AND functions to generate the partial products and lots of addition
 - Carry and sum delays of adder cells can be equally critical
- Modified Booth recoding reduces the # of partial products to be added, improves speed
 - Also suitable for 2s complement addition
- Other topics:
 - Can pipeline within the multiplier unit to improve throughput
 - Tree structures to reduce the # of adders needed and speed the result (speed becomes logarithmic in # of bits)

17

The Design and Implementation of Double-Precision Multiplier in First Generation Cell Processor

- High performance multiplier in 90nm SOI technology.
- 54 x 54 bit multiplier
- Reduce the clock complexity by only allowing dynamic gate in the first half of the clock cycle.
- Large number of partial products compressed in cycle one to reduce the number of flip-flops.
- Heavily pipelined to reach 4GHz frequency target.





Fig. 1 Microarchitectural diagram of the multiplier Wallace tree structure


Dynamic Booth Encoder and Mux

- Improve the performance of the booth mux.
- Reduce global wire length by reducing the footprint of the booth mux.
- Cross couple NAND gate are used to convert the dynamic signal to static signal.




Static 3-to-2 compressor

- All logic stack height are limited to be 2.
- Transmission gates are tricky when doing sizing.
- Much faster than most standard cell full adder since XOR gates are done in parallel.




Static 4-to-2 compressor




Floorplan Consideration

- Need to reserve space for clock repeaters.
- Need to consider long wire between compressors.
- Data folding.



A 110 GOPS/W 16-bit Multiplier and Reconfigurable PLA Loop in 90-nm CMOS

- Reconfigurable SIMD16x16 multipliers for FIR, DCT, FFT filters.
- Compact layout and




Booth Encoder


TABLE I
ONE-HOT BOOTH ENCODING TABLE

Multiplier Bits	Selection
000	+ 0
001	+ Multiplicand
010	+ Multiplicand
011	+ 2 x Multiplicand
100	- 2 x Multiplicand
101	- Multiplicand
110	- Multiplicand
111	- 0

- S = 0 if Partial Product is positive
- S = 1 if Partial Product is negative
- E = 1 if Multiplicand is positive and partial product is positive, or Multiplicand is negative and partial product is negative, or partial product is = 0
- E = 0 if Multiplicand is positive and partial product is negative or Multiplicand is negative and partial product is positive or partial product is = 0






- Radix-4 Booth Encoding.
- Reduce Sign Extension.
- All logic implemented in static CMOS.



Partial Product Compression

- Simple logic to reduce transistor count and switching activities.
- Optimize the partial product compression tree to improve speed.
- Hybrid adder to reduce the logic overhead.



Layout and Results

- Compact layout to optimize the operand distribution bus (vertical), and carry output (horizontal).
- Achieve 1-cycle 16x16 multiply operation dissipating 9mW when operated at 1GHz and 50°C.

