
EECS 427
Lecture 13: Timing
Reading: 10.1 – 10.2

1

Last Time

- Use of 2 Vdd's on a chip is growing
 - Brings up level conversion, layout, power distribution issues
- Fast, energy efficient level converter topologies are critical to maximize dual-Vdd benefit


2

Lecture Overview

- Exam 1:
 - M = xxx
 - X = yyy
- Skew/jitter & other timing definitions


3

Synchronous Timing



4


Latch Parameters



Delays can be different for rising and falling data transitions

5

Register (FF) Parameters



Delays can be different for rising and falling data transitions


6

Clock Waveform Nonidealities

- **Clock skew**
 - Spatial variation in temporally equivalent clock edges, δ
- **Clock jitter**
 - Temporal variations in consecutive edges of the clock signal
 - Cycle-to-cycle (short-term) t_{JS}
 - Long term t_{JL}
- **Variation of the pulse width (duty cycle)**
 - Important for level-sensitive (latch-based) clocking

7


Clock Skew and Jitter




- Both skew and jitter impact the effective cycle time

8


Idealized View of Clock Skew




IBM microprocessor clock skew



Positive and Negative Skew




(a) Positive skew



(b) Negative skew

Positive Skew, $\delta > 0$




Launching edge arrives before the receiving edge

Good for performance, bad for hold time

Key: Hold time violations cannot be fixed by running the clock slower!


Negative Skew, $\delta < 0$



Receiving edge arrives before the launching edge
Bad for performance, good for hold time violations

13

Timing Constraints




Minimum cycle time:

$$T \geq t_{c-q} + t_{su} + t_{logic} - \delta$$

Worst case is when receiving edge arrives early (negative δ)

14

Timing Constraints



Hold time constraint:


$$t_{(c-q, cd)} + t_{(logic, cd)} > t_{hold} + \delta$$

Worst case is when receiving edge arrives late (positive skew)


Race between data and clock

cd: contamination delay (fastest possible delay)

Impact of Jitter



Longest Logic Path in Edge-Triggered Systems



If launching edge is late and receiving edge is early, the data will not be too late if:


$$T_{c-q} + T_{logic} + T_{su} < T - T_{JS,1} - T_{JS,2} + \delta$$

Minimum cycle time is determined by the maximum delays through the logic

$$T_{c-q} + T_{LM} + T_{SU} - \delta + 2 T_J < T$$

17

Clock Uncertainties




Example sources of clock uncertainty

18


Jitter Sources

- Caused by variations in clock period that result from:
 - Phased-lock loop (PLL) oscillation frequency
 - Various noise sources affecting clock generation and distribution
 - Ex. Power supply noise which dynamically alters the drive strength of intermediate buffer stages



Latch vs. Flip-Flop Timing

- 2-phase clocking for latches
 - Skew tolerance
 - Difficult to generate
 - Good for high performance designs (e.g., custom microprocessors)
 - Timing verification more complex




Time Borrowing

- In a flop-based system:
 - Data launches on one rising edge
 - Must setup before next rising edge
 - If it arrives late, system fails
 - If it arrives early, time is wasted
 - Flops have *hard edges*
- In a latch-based system:
 - Data can pass through latch while transparent
 - Long cycle of logic can borrow time into next
 - As long as each loop completes in one cycle

21

Time Borrowing Example



22

Summary

- Clocks strongly impact IC performance (timing) and are not ideal
 - Skew and jitter are commonly discussed non-idealities
 - Skew is typically larger and more heavily focused on
 - More on skew later in class when we discuss clock distribution techniques
- Rough rule of thumb: skew should be kept < 10% of clock period