
EECS 427
Lecture 14/15: Timing/Latch Design
Reading: 10.3.1, 10.3.2, 7.4.1

1

Last Time

- Defining skew, jitter
 - Sources
- Impact on minimum cycle time
- Time borrowing
 - Possible in latch-based systems, not edge-triggered registers
 - Improves performance

2

Lecture Overview

- Noise sources relevant to FFs
- Description of the D-Q delay of FFs
- Pulsed registers

3


Requirements in Flip-Flop Design

- High speed:
 - Small Clk-Output delay
 - Small setup time
 - Small hold time→Inherent race immunity
- Low power
- Small clock load (clock power is very large)
- High driving capability
- Integration of the logic into flip-flop
- Multiplexed or clock scan (testability)
- Robustness
- Crosstalk insensitivity
 - Dynamic/high impedance nodes are affected

4

Sources of Noise

- ① Noise on input
- ② Leakage
- ③ α -Particle and cosmic rays
- ④ Unrelated signal coupling
- ⑤ Power supply ripple



Courtesy of IEEE Press, New York. © 2000

5

Flip-Flop Robustness


- Input isolation
 - Don't use a pass-transistor directly at the input (use a buffer)

Storage node related issues:

- Robustness
 - No floating nodes, create pseudo-static storage nodes
- Min capacitance limit
 - Storage node (middle of cross-couple) should have a decent amount of capacitance for noise immunity
 - Too much will slow things down though...
- Preventing exposure
 - Wires associated with storage node should be short, suppress possible coupling to other nodes

6

More Precise Setup Time Definition



Setup time is a fairly vague concept


The correct data can be captured but the delay can be greatly affected

Where is the threshold?

Minimum D-Q delay is the fastest possible way to transfer input to output, related to the sum of T_{setup} and $T_{\text{clk-Q}}$

7


CLK-Q vs. Setup/Hold Times



8

Setup Time Illustrations


Circuit before clock arrival (Setup-1 case)



9

Setup Time Illustrations


Circuit before clock arrival (Setup-1 case)



10

Setup Time Illustrations


Circuit before clock arrival (Setup-1 case)



11

Setup Time Illustrations


Circuit before clock arrival (Setup-1 case)



12

Setup Time Illustrations

Circuit before clock arrival (Setup-1 case)



13

D-Q and setup time summary

- Define setup time as the point at which CLK-Q delay rises 5% beyond nominal
 - Nominal is measured when data arrives much earlier than CLK edge
 - This corresponds roughly to where the total D-Q delay is minimized


14

Pulse-Triggered Registers


An Alternative Approach

Ways to design an edge-triggered sequential cell:

Master-Slave Latches




Pulse-Triggered Latch




15

Pulsed Register



(a) register

(b) glitch generation




(c) glitch clock

16


Another Pulsed Register Topology

Hybrid Latch – Flip-flop (HLFF), AMD K-6 and K-7:



17


Pulsed Register Timing Diagram



- Negative setup times
- Fast CLK-Q delays
- Limited transparency window (similar to master-slave topology)
- Large hold times

18

Local Clock Gating



19

Summary

- Sequential elements eat up a significant amount of total timing budget + power resources
 - Extremely important to design carefully
 - Robustness is also critical
- D-Q delay is best overall performance measure for edge-triggered registers since it combines both setup and CLK-Q delays
- New designs like pulsed registers provide enhanced performance with added design complexity

20