
EECS 427
Lecture 15: Design for Test (DFT)
Reading: Insert H.3, H.4

1

Last Time

- Continued on timing
 - Setup time of registers can be defined as the D-CLK timing offset that leads to an increase in CLK-Q delay of 5%
 - This roughly minimizes the total D-Q delay
- Pulsed registers are edge-triggered but faster than master-slave configs
 - Create a clock pulse with a delay chain and a logic gate, small transparency window

2

Lecture Overview

- Designing for testability
 - Scan
 - Self-test
- Fault models
 - Stuck-at 0/1
 - Test vectors

3

Testing is Expensive

- VLSI testers cost ~ \$5M
- Volume manufacturing requires large number of testers, maintenance
- Tester time costs are in ¢/sec
- Test cost contributes 20-30% to total chip cost
- The alternative:
 - \$1 to find a bad chip and toss it
 - \$10 to find a bad IC on circuit board
 - \$100 to find bad PC board in a system
 - \$1000 to find a bad component in a field system
 - \$1000000s to find a recurring bad part in a high-volume system (e.g., Intel floating point divide bug but this was a functional problem and not a manufacturing problem)

4

Validation and Test of Manufactured Circuits

Goals of Design-for-Test (DFT)

Make testing of manufactured part swift and comprehensive

DFT Mantra

Provide controllability and observability

Components of DFT strategy

- Provide circuitry to enable test
- Provide test patterns that guarantee reasonable coverage

5

Test Classification

- Diagnostic test
 - Used in chip/board debugging, seeks to find location of faults
- “go/no go” or production test
 - Used in chip production
- Burn-in test
- Parametric test
 - Looks at continuous parameters, rather than discrete
 - Check parameters such as NM, T_{clk}
 - Frequency binning (Intel, AMD) fits here


6

Burn-in or Stress test


- Subject chips to high temperature and increased Vdd while running production tests
- Aimed to catch:
 - ‘Infant mortality’ cases; chips that would have failed quickly after shipping due to major defects

7

Design for Testability



(a) Combinational function



(b) Sequential engine

2^N patterns

2^{N+M} patterns

Exhaustive test is impossible or unpractical

8

Goals:

Controllability/Observability

- Controllable: Can a specific node be brought to any desired state with only a single input vector?
- Observable: Can you monitor the node directly on output pins? Or do you have to wait many clock cycles?

9

Test Approaches


- Ad-hoc testing
- Scan-based Test
- Self-Test

Problem is getting harder

- Increasing complexity and heterogeneous combination of modules in system-on-a-chip
- Larger designs with more inputs mean that less of the design space can be searched

10

Ad-hoc Test Example




Inserting multiplexers improves testability at expense of additional hardware (and delay during normal operation)

Scan-based Test


Make all registers externally loadable and readable

When testing, register 1 reads from ScanIn. Then block A executes and Register 2 outputs to ScanOut for comparison

At the same time, Register 1 reads in next test vector




Self-test



Rapidly becoming more important with increasing chip-complexity and larger modules

13


Linear-Feedback Shift Register (LFSR)



Pseudo-Random Pattern Generator

14

Signature Analysis





Counts transitions on single-bit stream
≡ Compression in time

Sort of a parity check – does not guarantee correctness

15

Fault Models (H.4.1)

Most Popular – Single “Stuck-at” model



- Fault is permanent
- Effect of fault is that the faulty node is tied to either Vdd or ground
- Gate now functions improperly (which allows for observability)

16


Pros/Cons of Stuck-at Fault Model

- Advantages:
 - Reasonable # of faults: $2n$ where n is # of circuit nodes
 - Well-studied
 - ~90% of possible manufacturing defects are covered by this model
 - Source/drain shorts (see next slide), oxide pinholes, missing features, metallization shorts
- Disadvantages:
 - Does not cover all defects found in CMOS circuits

17

Stuck-at 0/1 Fault Models, cont.


Covers almost all (other) occurring faults, such as opens and shorts.



α, γ : $x1$ sa1
 β : $x1$ sa0 or
 $x2$ sa0
 γ : Z sa1

18

Problem with stuck-at model: CMOS open fault




x1	x2	Z
0	x	1
1	1	0
1	0	Z_{n-1}

Sequential effect

Needs two vectors to ensure detection!
Less controllable

19

Problem with stuck-at model: CMOS short fault



Causes short circuit between
Vdd and GND for A=C=0, B=1

Possible approach:
Supply Current Measurement
(IDDQ)


20

IDDQ testing

- Physical defects often lead to large currents flowing, even when the circuit is supposedly in a quiescent state
 - Normally a quiet CMOS circuit will have very little current draw
 - Note this is becoming much less valid with rising leakage currents today, jeopardizing IDDQ testing
- By measuring the quiescent current from the supply voltage, we can assume that a very large value means an error/fault/defect

21

Example, IDDQ testing



Gate-source short – when V_{in} is high, there is no current flow but when V_{in} goes low, current jumps

Gate still functions properly but you wouldn't want this to be shipped

Soden92 22


Generating and Validating Test-Vectors

- Automatic test-pattern generation (ATPG)
 - for given fault, determine excitation vector (called **test vector**) that will propagate error to primary (observable) output
 - majority of available tools: combinational networks only
 - sequential ATPG available from academic research
- Fault simulation
 - determines **test coverage** of proposed test-vector set
 - simulates correct network in parallel with faulty networks
- Both require adequate models of faults in CMOS integrated circuits

23

Path Sensitization


Goals: Determine input pattern that makes a fault controllable (triggers the fault, and makes its impact visible at the output nodes)



Techniques Used: D-algorithm, Podem

24

Stuck-At examples




Possible faults:

1. A sa 0
2. A sa 1
3. B sa 0
4. B sa 1
5. Z sa 0
6. Z sa 1

Tests to detect these

A	B	Z	Detects

ATPG Example



SA 0 fault on node I

Set I to D

Must make this fault observable – propagate to Z

Must make this fault controllable – backtrack to primary inputs

Summary

- Testing is an important part of designing integrated circuits
- Many engineers specialize in DFT techniques and are always in demand
- Key design for test techniques include:
 - Scan: load data into registers, run through logic, then scan out to compare to expected result
 - Self-test (or built-in self-test BIST): Incorporate everything on-chip which eases testing equipment requirements but requires lots of design effort
- Fault models are abstractions of physical defects and are used to assess their impact on circuit behavior
 - Stuck-at 0/1 are most common
 - Test vectors can be created to determine whether a node is actually stuck at 0 or 1