

EECS 427
Lecture 8: Intro to adders
Reading: 11.1 – 11.3.1

1

A Generic Digital Processor



2

Building Blocks for Digital Architectures

Arithmetic unit

- Bit-sliced datapath (adder, multiplier, shifter, comparator, etc.)

Memory

- RAM, ROM, Buffers, Shift registers

Control


- Finite state machine (PLA, random logic)
- Counters

Interconnect

- Switches
- Arbiters
- Bus

3


Bit-Sliced Design



Tile identical processing elements

4


Full Adder



A	B	C_i	S	C_o	<i>Carry status</i>
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate

5

The Binary Adder



$$\begin{aligned}
 S &= A \oplus B \oplus C_i \\
 &= \overline{A}\overline{B}C_i + \overline{A}B\overline{C}_i + A\overline{B}\overline{C}_i + ABC_i \\
 C_o &= AB + BC_i + AC_i
 \end{aligned}$$

6

Express Sum and Carry as function of P, G, D

Define 3 new variables that ONLY depend on A, B WHY?

$$\text{Generate (G)} = AB$$

$$\text{Propagate (P)} = A \oplus B$$

$$\text{Delete} = \overline{A} \overline{B}$$


$$C_o(G, P) = G + PC_i$$

$$S(G, P) = P \oplus C_i$$

Can also derive expressions for S and C_o based on D and P

7

The Ripple-Carry Adder



Worst case delay linear with the number of bits


$$t_d = O(N)$$

$$t_{adder} = (N-1)t_{carry} + t_{sum}$$

Goal: Make the fastest possible carry path circuit

8

Complementary Static CMOS Full Adder



9

Summary

- Adders are a critical part of any digital processor
 - Adder design requires an architecture/topology (ex: ripple carry) and a bit cell design (ex: std. static CMOS)
 - More architectures and cell designs next time

10