

# WCDMA Direct-Conversion Front-End with On-Chip LO in 0.13 $\mu\text{m}$ CMOS

Group 3:

Jeffrey Fredenburg

Mohammad Ghaed


Mohammad Ghahramani



# Project Choice

---


## WCDMA Direct Conversion Receiver




- 3G Telephony standard requiring high linearity and sensitivity requirements
  - Few integrated QVCOs in Literature [11]
-

# Gain Stages


---



LNA



Preamplifier



Buffer

Gain Stages consist of LNA, Preamplifier, Buffer

---

# Gain Stages


---

## LNA


- common source amplifier with inductive degeneration
- Input and Output Impedance matching
- Designed with same methodology as in CAD assignment 2 using MATLAB

$$Z_{in} = j \left( \omega L_{SS} - \frac{1}{\omega C_{GS}} \right) + g_m \frac{L_{SS}}{C_{GS}}$$

$$F = 1 + k \left( \frac{\omega_0}{\omega_T} \right) \frac{\gamma}{\alpha} \frac{1}{2Q} \quad Q = \frac{1}{2R_s \omega_0 C_{GS}}$$




# Gain Stages



MATLAB plots used to generate design data for LNA

# Gain Stages



LNA S-Parameters and Noise Figure

# Gain Stages

## Preamplifier

- Single Ended to Differential Conversion
- Input Impedance Matching


$$Z_{in} = j \left( \omega L_g - \frac{1}{\omega C_{gs}} \right) + g_m \frac{Z_{DEG}}{j\omega C_{gs}} + Z_{DEG}$$

$$Z_{DEG} \approx 2j\omega L_{SS} + \frac{1}{j\omega C_{gs}} \parallel \frac{1}{g_m}$$

- Output Balancing

$$out^- = -out^+ - g_m R [1 + \omega^2 2L_{SS}C_{gs} - 2j\omega g_m L_{SS}] Vin$$

$$out^+ = \frac{g_m R}{j\omega 2R_s C_{gs}} Vin$$




# Gain Stages

---


## Buffer

- Self Biasing
- Helps Isolate Preamp from LO
- Cool Little Circuit





# Gain Stages



SNDR at Gain Stage Outputs

# Gain Stages

---

LOW NOISE AMPLIFIER PERFORMANCE TABLE

|              | Specification | Targeted  | Simulated            |
|--------------|---------------|-----------|----------------------|
| LNA          | NF            | < 1.5 dB  | <b>1.42 dB*</b>      |
|              | Gain          | > 15 dB   | <b>16.5 dB</b>       |
|              | P1dB          | > -15 dBm | <b>-9.33 dBm</b>     |
|              | IIP3          | > -15 dBm | <b>-5.62 dBm</b>     |
|              | S11           | < -10 dB  | <b>-10 dB</b>        |
|              | S22           | < -10 dB  | <b>-12 dB</b>        |
|              | Current       | < 5mA     | <b>3.768mA</b>       |
| PREAMP<br>** | NF            | < 2 dB    | <b>3.663 dB *</b>    |
|              | Gain          | > 8 dB*** | <b>11 dB***</b>      |
|              | P1dB          | > -5 dBm  | <b>-8.3 dBm</b>      |
|              | IIP3          | > -15 dBm | <b>-0.9 dBm</b>      |
|              | S11           | < -10 dB  | <b>-8.6 dB</b>       |
|              | Current       | < 8mA     | <b><u>12.5mA</u></b> |

\* simulated values do not include correlated gate noise.


\*\* simulated values include both Preamplifier and Buffer

\*\*\* measured differentially

---

# Quadrature VCO Design (1)

- Topology: tail current-source biased LC QVCO
  - Rail-to-rail swing
  - Low  $V_{DD}$  operation




# Quadrature VCO Design (2)


---

- Basic VCO Phase Noise LTI Model

$$\mathcal{L} = 10\log \left[ \frac{2FkT}{P_{sig}} \left( \frac{\omega_c}{2Q_{tank}\Delta\omega} \right)^2 \right]$$



**Increase Tail Current**



**Widen the Inductor Wires**


---

# Quadrature VCO Design (3)

---

- Hajimiri's VCO Phase Noise Model for  $1/f^3$  Corner:


$$\omega_{1/f^3} = \omega_{1/f} \cdot \left(\frac{C_0}{C_1}\right)^2$$



- Equalize Pull-Up and Pull-Down Strength to Maximize Symmetry
-


# Quadrature VCO Design (4)

- Add a pole to the tail to avoid noise to phase noise conversion at even harmonics



# Quadrature VCO Design (5)

- Add a pole to the tail to avoid noise to phase noise conversion at even harmonics




# Quadrature VCO Design (6)

OSCILLATOR PERFORMANCE TABLE

| Specification | Targeted     | Simulated           | [7]    | [8]     |
|---------------|--------------|---------------------|--------|---------|
| Frequency     | 2.11-2.17GHz | <b>2.10-2.28GHz</b> | 1.1GHz | 1.93GHz |
| Phase Noise*  | < -113       | <b>-124</b>         | -120   | -122    |
| Power         | < 30mW       | <b>15mW</b>         | 5.4mW  | 27mW    |
| FOM           | -170         | <b>-180.8</b>       | -173.5 | -171    |

\* computed at 1MHz (dBc/Hz)






# Mixer Design (1)



---

- Perform Frequency Conversion
  - Design Considerations
    - Moderate Gain (not too high to saturate later stages)
    - High linearity for WCDMA applications
    - Low noise figure (NF)
    - Low even order distortions
    - Minimum port-to-port feed-through
  - Mixer optimized for high linearity and low NF
-

- Linearity better than traditional Gilbert Cell [3]
- Suitable for low VDD process
- Inductor degeneration to enhance linearity.
  - Penalty: Area and Gain
- Switches made big for low  $R_{ON}$  and low flicker noise

$$CG = \frac{2G_{m,eff} R}{\pi}$$
$$v_n^2 = \frac{4kT\gamma}{gm_{1,2}} \left( \frac{2}{\pi} gm_{1,2} R \right)^2 \left( 1 + \frac{1}{3^2} + \frac{1}{5^2} + \dots \right)$$


# Mixer Design (3)



MIXER PERFORMANCE TABLE

| Specification   | Targeted | Simulated |
|-----------------|----------|-----------|
| Conversion Gain | > 2 dB   | 8 dB*     |
| NF(dsb)**       | < 15 dB  | 10 dB     |
| P1dB            | > -5 dBm | -1.95 dBm |
| IIP3            | > 0 dBm  | 2.154 dBm |
| Current         | < 10 mA  | 10 mA     |

\* simulated with 5dBm oscillator amplitude

\*\* Dual Side Band,  $NF(ssb) = NF(dsb) + 3dB$

# Performance Summary

---

SYSTEM PERFORMANCE TABLE

| Specification  | Targeted | Simulated    | [9]    | [10] | [11] |
|----------------|----------|--------------|--------|------|------|
| Process (um)   | 0.13     | <b>0.13</b>  | 0.25   | 0.13 | 0.18 |
| NF (dB)        | < 6      | <b>1.96*</b> | 8.92   | --   | --   |
| NFdsb (dB)     | --       | <b>1.56</b>  | --     | 6.5  | 5.6  |
| Gain (dB)      | > 25     | <b>44 **</b> | 16.92  | 34.8 | 47   |
| P1dB (dBm)     | > -25    | <b>-4.39</b> | -21.1  | -24  | --   |
| IIP3 (dBm)     | > -25    | <b>-0.98</b> | -15.04 | -8.6 | -10  |
| Power (mW)     |          | <b>58.2</b>  | 72.15  | 73   | --   |
| (w/VCO)        | < 60     | <b>73.2</b>  | --     | --   | 37.8 |
| Phase Noise*** | < -113   | <b>-124</b>  | --     | --   | -155 |


\* computed using Friis equations -- provided for comparison purposes

\*\* simulated with QVCO from transient analysis

\*\*\* computed at 1MHz (dBc/Hz)

---

# Layout




2.4mm x 2.6mm

## REFERENCES

---

- [1] H. Lee and M. Perrott, "High Speed Communication Circuits and Systems," MIT Open Courseware, 6.776, 2005
  - [2] R. Fiorello, "Common Gate LNA Design Space Exploration in All Inversion Regions," Proceedings of the Argentine School of Micro-Nano-electronics, Technology and Applications 2008
  - [3] C. Toumaz et al, "Trade-offs in analog circuit design: the designers companion", Kluwer Academic Publishers, 2002.
  - [4] P. Andreani et al. "Analysis and Design of a 1.8-GHz CMOS LC Quadrature VCO", JSSC 2002
  - [5] M. Tiebout "Low Power VCO Design in CMOS", NY, Springer 2006
  - [6] A. Hajimiri et al. "Design Issues in CMOS Differential LC Oscillators", JSSC 1999
  - [7] H. Kim, "A Very Low-Power Quadrature VCO with Back-Gate Coupling", JSSC 2004
  - [8] A. M. ElSayed and M. I. Elmasry, "Low-phase-noise LC quadrature VCO using coupled tank resonators in a ring structure," *IEEE J. Solid-State Circuits*, vol. 36, pp. 701-705, Apr. 2001.
  - [9] M Adeel and C. Lee, "WCDMA Direct Conversion Receiver Front End," University of Michigan, EECS 522, Final Project Report, Winter 2008, [http://www.eecs.umich.edu/courses/eecs522/w08/Reports/group3\\_report.pdf](http://www.eecs.umich.edu/courses/eecs522/w08/Reports/group3_report.pdf)
  - [10] J. Rogin, I. Kouchev, G. Brenna, D. Tschopp, and Q. Huang, "A 1.5-V 45-mW direct-conversion WCDMA receiver IC in 0.13- $\mu$ m CMOS," *IEEE J. Solid-State Circuits*, vol. 38, no. 12, pp. 2239–2248, Dec. 2003.
  - [11] F. Gatta, D. Manstretta, P. Rossi, and F. Svelto, "A fully integrated for 0.18- $\mu$ m CMOS direct conversion receiver front-end with on-chip LO UMTS," *IEEE J. Solid-State Circuits*, vol. 39, no. 1, pp. 15–23, Jan.
-

# Appendix (Transient Response)



# Appendix

