

WCDMA Direct Conversion Front End in 0.13um digital CMOS

Jeffrey Fredenburg, Mohammad Ghaed, Mohammad Ghahramani

Abstract—This project presents a direct-conversion 3G front end in 0.13um digital CMOS for use with the 2.1 GHz WCDMA frequency band. These receivers, widely used in 3G mobile telephony, require low power consumption and cost effective integration with other systems while maintaining high linearity and sensitivity. This project includes the design of a differential LNA, a double-balanced mixer and an on-chip quadrature VCO to realize a fully integrated front-end.

I. INTRODUCTION

Direct Conversion (DC) architecture has recently become the topic of active research. Several reasons account for this renaissance: (1) DC lends itself to monolithic integration more easily than do heterodyne receivers and (2) DC suffers much less from mismatch-induced effects than do image-reject architectures.

The goal of this project is to describe the issues and tradeoffs in the design of an integrated direct-conversion receiver for a WCDMA standard operating in the 2110-2170 MHz range. A block diagram of the front-end presented is shown in Fig 1.

Section II discusses the design of the LNA. Section III discusses design of the mixer. Section IV describes a fully integrated Quadrature Voltage Controlled Oscillator (QVCO). Section V summarizes the entire receiver performance.




Figure 1 – System Block Diagram

II. LOW NOISE AMPLIFIER AND PREAMPLIFIER

The gain stages of the receiver consist of three cascaded amplifiers: (1) a single ended common source LNA with inductor degeneration, (2) a single ended to differential amplifier, and (3) a buffer stage consisting of a differential CMOS inverter with resistive feedback.

A single ended LNA was elected to reduce power and simplify the off chip filtering. The subsequent conversion from single ended to differential signaling is performed by a differential pair with one input AC grounded. A buffer is used between the differential conversion amplifier and the mixer to reduce distortion and to improve isolation from the QVCO.




Figure 2- Low Noise Amplifier, Preamplifier, and Buffer

A. LNA Design

The common source LNA was designed using the model presented in [1]. Presented below are simplified versions of the models used:

$$Z_{in} = j \left(\omega L_{ss} - \frac{1}{\omega C_{gs}} \right) + g_m \frac{L_{ss}}{C_{gs}}$$

$$F = 1 + k \left(\frac{\omega_0}{\omega_T} \right) \frac{\gamma}{\alpha} \frac{1}{2Q} \quad Q = \frac{1}{2R_s \omega_0 C_{gs}} \quad k \equiv f(Q, \gamma, \alpha)$$

Using these models along with extracted data from the device models, the circuit parameters were iteratively solved using MATLAB. From these initial calculated values, the circuit components were systematically resized. By relating trends between the component sizes to trends in the magnitudes of the real and imaginary parts of the s-parameters, the s-parameters were manually adjusted towards the desired convergences.

B. Preamplifier and Buffer

The design of the single ended to differential amplifier was based on the design of the common source LNA. A true differential amplifier was first designed. An AC ground was then added to an input and one of the inductors was removed. Finally, the s-parameters were tuned.

Due to a delay path between the two inputs of the preamplifier through the degenerate inductors, however, the differential outputs of the preamp are not fully symmetrical. With this topology, a delayed version of the input signal shows up at the source of AC grounded input. This delayed signal distorts the output by driving the source of grounded input out of phase with the input signal.

Treating this delayed signal like a common gate perturbation on a fully symmetric circuit – and assuming resonance – the differential outputs can be approximated as follows:

$$\begin{aligned} out^- &= -out^+ - gmR[1 + \omega^2 L_D C_{gs} - j\omega gm L_D] Vin \\ out^+ &= \frac{gmR}{j\omega 2R_s C_{gs}} Vin \end{aligned}$$

Because out^+ is imaginary, whereas out^- is both real and complex, the differential output cannot be balanced. The use of feedback in a differential configuration and proper component sizing reduces this distortion – however, feedback is not used directly in this stage in order to reduce the complexity of the input impedance matching. Feedback is achieved in the buffer.

Furthermore, the differential conversion stage was designed to drive the mixer impedance directly; however, coupling from the high amplitude oscillator signal onto the preamplifier corrupted the preamplifier output when directly connected to the mixer. The buffer provides the necessary isolation.




Figure 3 – LNA Simulation Plots

TABLE 1 – LOW NOISE AMPLIFIER PERFORMANCE TABLE

	Specification	Targeted	Simulated
LNA	NF	< 1.5 dB	1.42 dB*
	Gain	> 15 dB	16.5 dB
	P1dB	> -15 dBm	-9.33 dBm
	IIP3	> -15 dBm	-5.62 dBm
	S11	< -10 dB	-10 dB
	S22	< -10 dB	-12 dB
	Current	< 5mA	3.768mA
PREAMP	NF	< 2 dB	3.663 dB *
	Gain	> 8 dB***	11 dB***
	P1dB	> -5 dBm	-8.3 dBm
	IIP3	> -15 dBm	-0.9 dBm
	S11	< -10 dB	-8.6 dB
	Current	< 8mA	12.5mA

* simulated values do not include correlated gate noise.

** simulated values include both Preamplifier and Buffer

*** measured differentially

III. MIXER

Mixers perform the crucial task of frequency conversion. The most popular architecture, the double-balanced Gilbert Cell, yields minimum LO-IF feed through and low even-order distortions while providing moderate gain.

The mixer presented in this project is a modified version of the double-balanced Gilbert Cell mixer. The mixer is illustrated in Figure 4. Transistors M1 and M2 convert the RF voltage to current and transistors M3-M6 multiply the RF signal with a square wave through commuting behavior.




Figure 4 – Mixer Schematic.

In a CMOS process, it is possible to omit the tail current sources of traditional Gilbert Cell. The input now becomes a source-coupled pair instead of a differential pair. Although still balanced, this modified Gilbert Cell will only operate differentially when driven differentially at the RF inputs. The gain stage buffer helps to achieve this condition.

As shown in [3], balanced differential inputs and outputs will cancel the square law nonlinearity of the mixer when the tail sources are omitted. Therefore, the omission of the tail current source should improve the linearity of the mixer. Omitting the current source also improves the suitability of the mixer to low VDD digital processes; however, the common mode rejection now relies on the preceding gain stages.

A. Design Considerations and Methodology

The various tradeoffs encountered in the mixer design are highlighted in this section: conversion gain, linearity and noise. The mixer in this work was optimized for low noise and high linearity.

Down-conversion mixers must provide sufficient Conversion Gain (CG) to compensate for losses with minimal noise. However, too much gain will saturate later stages. The gain of the mixer is determined by the trans-conductance of the input

Lastly, to ensure that the two LC oscillators remain injection locked, the aspect ratios of the injecting transistors were reduced relative to feedback path transistor sizes. [4] reports

how this approach to sizing improves phase noise. However, a large difference between the sizing of the injecting transistors and the feedback path transistors will cause phase mismatch between the two tanks. Calculations recommended a relative sizing of 2.5

TABLE 3 – OSCILLATOR PERFORMANCE TABLE

Specification	Targeted	Simulated	[7]	[8]
Frequency	2.11-2.17GHz	2.10-2.28GHz	1.1GHz	1.93GHz
Phase Noise*	< -113	-124	-120	-122
Power	< 30mW	15mW	5.4mW	27mW
FOM	-170	-180.8	-173.5	-171

* computed at 1MHz (dBc/Hz)




Figure 7 – QVCO Transient Output

V. SYSTEM PERFORMANCE

This section describes the performance. In this project, a fully integrate WCDMA including an LNA, mixer, and QVCO achieving a linearity of -0.98dBm IIP3 and gain of 44 was achieved.

TABLE 4 – SYSTEM PERFORMANCE TABLE

Specification	Targeted	Simulated	[9]	[10]	[11]
Process (um)	0.13	0.13	0.25	0.13	0.18
NF (dB)	< 6	1.96*	8.92	--	--
NFdsb (dB)	--	1.56	--	6.5	5.6
Gain (dB)	> 25	44 **	16.92	34.8	4.7
P1dB (dBm)	> -25	-4.39	-21.1	-24	--
IIP3 (dBm)	> -25	-0.98	-15.04	-8.6	-10
Power (mW)		58.2	72.15	73	--
(w/VCO)	< 60	73.2	--	--	37.8
Phase Noise***	< -113	-124	--	--	-155

* computed using Friis equations -- provided for comparison purposes

** simulated with QVCO from transient analysis

*** computed at 1MHz (dBc/Hz)




Figure 8 – System Transient Behavior (Single Mixer)




Figure 9 – Layout

REFERENCES

- [1] H. Lee and M. Perrott, "High Speed Communication Circuits and Systems," MIT Open Courseware, 6.776, 2005
- [2] R. Fiorello, "Common Gate LNA Design Space Exploration in All Inversion Regions," Proceedings of the Argentine School of Micro-Nano-electronics, Technology and Applications 2008
- [3] C. Toumaz et al, "Trade-offs in analog circuit design: the designers companion", Kluwer Academic Publishers, 2002.
- [4] P. Andreani et al. "Analysis and Design of a 1.8-GHz CMOS LC Quadrature VCO", JSSC 2002
- [5] M. Tiebout "Low Power VCO Design in CMOS", NY, Springer 2006
- [6] A. Hajimiri et al. "Design Issues in CMOS Differential LC Oscillators", JSSC 1999
- [7] H. Kim, "A Very Low-Power Quadrature VCO with Back-Gate Coupling", JSSC 2004
- [8] A. M. ElSayed and M. I. Elmasry, "Low-phase-noise LC quadrature VCO using coupled tank resonators in a ring structure," *IEEE J. Solid-State Circuits*, vol. 36, pp. 701-705, Apr. 2001.
- [9] M Adeel and C. Lee, "WCDMA Direct Conversion Receiver Front End," University of Michigan, EECS 522, Final Project Report, Winter 2008, http://www.eecs.umich.edu/courses/eeecs522/w08/Reports/group3_report.pdf
- [10] J. Rogin, I. Kouchev, G. Brenna, D. Tschopp, and Q. Huang, "A 1.5-V 45-mW direct-conversion WCDMA receiver IC in 0.13-um CMOS," *IEEE J. Solid-State Circuits*, vol. 38, no. 12, pp. 2239–2248, Dec. 2003.
- [11] F. Gatta, D. Manstretta, P. Rossi, and F. Svelto, "A fully integrated for 0.18-um CMOS direct conversion receiver front-end with on-chip LO UMTS," *IEEE J. Solid-State Circuits*, vol. 39, no. 1, pp. 15–23, Jan.