


Solution from David Wentzloff
 $v_g = 480\text{mV}$
 All specs met



A GSM Band Low-Power LNA

1. LNA Schematic




Fig1.1 Schematic of the Designed LNA

2. Design Summary

Specification	Required	Simulation Results
Peak S21 (Gain)	> 10dB	>11 dB
3dB Bandwidth	> 200MHz (<300MHz)	574 M
Center Frequency	900MHz	893.5 MHz
Noise Figure	< 1.7dB (800-1000MHz)	1.275dB (800MHz) 1.566dB (1000MHz)
S11	< -10dB (800-1000MHz)	-10.45dB (800MHz) -25.56dB (917.6MHz) -14.26dB (1000MHz)
P1dB	>-30dBm (input referred)	-3.68dBm
IIP3	>-15dBm (input referred)	7.586dBm
Power Consumption	<4mW (total)	3.846mW

3. Simulation Results




Fig1.2 Simulation Result for S21




Fig1.3 Simulation Result for S11




Fig1.4 Simulation Result for Noise Figure




Fig1.5 Simulation Result for P1dB




Fig1.6 Simulation Result for IIP3 (Start point = -10dBm)




Fig1.6 Simulation Result for IIP3 (Start point = -28dBm)

CAD II: Low-Noise Amplifier Design

I. Device parameter summary

Inductors

Locations	Value	Outer diameter	# of Turns
gate inductance	16.407 nH	1.64 mm	2
source degen.	2.498 nH	410 um	2
load inductance	171.22 nH	10 mm	2

Capacitor (for C_{GS} compensation)

Location	Value	X dimension	Y dimension
Cgs compensation	16.407 nH	1.64 mm	2


MOSFET

Location	Width	Length	#r of fingers
Input	200 um	0.14 um	1



II. Simulation Results

Parameters	Result
Peak S21 (Gain)	10.26 dB
3 dB BW	797 MHz
Center Freq.	674.5 MHz
S11	-10.01 dB
Noise Figure	< 1.576 dB
P1 dB	- 12.79 dBm
IIP3	- 7.52 dB
Power Consumption	3.66 mW


Schematic




S21 (PSS)




NF & S11



P1dB



IIP3






Figure 1. NF, S11, S21

Periodic Steady State Response




Figure2. 1dB Compression point.





Figure 3. 3dB Compression point.



Specification	Desired	Achieved
Peak S21 Gain	>10dB	15dB
3dB Bandwidth	200MHz - 300MHz	500MHz to 1.028GHz
Center Frequency	900MHz	763MHz (for peak Gain) ~900MHz (for NF)
Noise Figure	<1.7dB	1.25dB - 1.31dB
S11	<-10dB	-10.2dB
P1dB	>-30dB	-8.04dB
IIP3	>-15dB	-1.113dB
Power Consumption	< 4mW	3.8mW

Table 1. Desired vs. Achieved values



EECS 522 CAD2


1. Schematic of the LNA




2. Summary Table

	Specification	LNA Design
Peak S21	> 10 dB	12.4 dB
3dB Bandwidth	200 MHz ~ 300 MHz	242 MHz
Center Frequency	900 MHz	880 MHz
Noise Figure	< 1.7 dB from 800 MHz to 1 GHz	< 1.69 dB (in band)
S11	< -10 dB from 800 MHz to 1 GHz	< -10.03 dB (in band)
P1dB	> -30 dBm	-1.57 dBm
IIP3	> -15 dBm	8.15 dBm
Power	< 4 mW	3.924 mW
Path: /afs/umich.edu/user/k/k/kkhuang/eecs522/CAD/CAD_LNA		

3. Plots of S_{11} S_{21} P_{1dB} IIP₃ and Noise Figure



Periodic Steady State Response



Periodic Steady State Response





TABLE OF MEASURED VALUES AND SPECIFICATIONS

Specification	Required	This LNA
Peak S21 (Gain)	> 10 dB	13.99 dB
3dB Bandwidth	200 MHz < BW < 300 MHz	299.5 MHz
Center Frequency	900 MHz	895.7 MHz
Noise Figure	< 1.7 dB between 800 MHz and 1 GHz	1.682 dB max
S11	< -10 dB between 800 MHz and 1 GHz	-10.32 dB max
P1dB	> -30 dBm (input referred)	-7.15861 dB
IIP3	> -15 dBm (input referred)	14 dBm
Power Consumption	< 4mW (including bias circuits)	3.972 mW*


* 3.31 mA is drawn from the 1.2 V supply by the transistors, the bias resistor contribution is negligible (~5 pW)

Attached (in order):


- Illustration of the schematic
- Plots
 - S11
 - S21
 - P1dB
 - IIP3
 - Noise Figure




S-Parameter Response




S-Parameter Response




■ compressionC...






S-Parameter Response




Specification	Goal	Simulation Results
S21(Gain)	>10 dB	>13 dB
3db Bandwidth	200 MHz < BW <300 MHz	283 MHz
Center Frequency	900 MHz	900 MHz
Noise Figure	<1.7 dB between 800MHz & 1GHz	<1.6 dB between 800MHz & 1GHz
S11	<-10 dB between 800 MHz & 1 GHz	<-10 dB between 800 MHz & 1 GHz
P1dB	>-30 dBm input referred	-8.3 dBm
IIP3	>-15 dBm input referred	-4.4 dBm
Power Consumption	<4mW	3.87 mW







Schematic




The bias voltage was set to 0.370 VDC.

Summary


	Peak S21	3dB BW	IIP3	1 dB Compression	Power
Design	13.548 dB	225.4 MHz	-5.58	-5.75 dBm	3.953 mW
Goal	> 10 dB	200 MHz < BW < 300 MHz	> -15 dBm	>-30 dBm	< 4 mW

Frequency	S21	NF	S11
800 MHz	12.211 dB	1.3421 dB	-10.982 dB
900 MHz	13.518 dB	1.3518 dB	-29.761 dB
1 GHz	12.785 dB	1.5043 dB	-11.326 dB


Plots




5-Parameter Response



Periodic Steady State Response



Periodic Steady State Response



S-Parameter Response








Table 1 - Specification List

Specification	Target Value	Actual Value Lower Corner	Actual Value 900MHz	Actual Value Upper Corner
Peak S21	> 10dB	13.05 dB	13.66 dB	12.79 dB
3dB BW	200MHz < BW < 300MHz	N/A	450 MHz	N/A
Center Frequency	900MHz	N/A	900 MHz	N/A
Noise Figure	<1.7dB between 800MHz and 1GHz	1.343 dB	1.343 dB	1.675 dB
S11	<10dB between 800MHz and 1GHz	-10.62 dB	-22.32 dB	-10.14 dB
P1dB	> -30dBm	N/A	-4.63 dBm	N/A
IIP3	> -15dBm	N/A	-4.23 dBm	N/A
Power Consumption	< 4mW	N/A	3.994 mW	N/A


Table 2 - Component List


Component		Parameters		
		<i>Capacitance</i>	<i>Length</i>	<i>Width</i>
CM2	Capacitor	830.6277fF	8.5um	11.05um
CM1	Capacitor	4.999709fF	8.5um	81.71um
		<i>Inductance</i>	<i>Outer Dimension</i>	<i>n turns</i>
I3	Inductor	28.043nH	400um	8
I4	Inductor	1.609nH	150um	3
I5	Inductor	4.673nH	300um	3
		<i>Width</i>	<i>Length</i>	<i># fingers</i>
T1	NFET	200um	150nm	8
T6	NFET	200um	150nm	8





1dB Compression








figure 4 designed circuit




figure 5 s parameter analysis results (s11)




figure 6 s parameter analysis results (s21)




figure 7 s parameter analysis results (Noise Factor)




figure 6 1 dB compression point




figure 7 IIP3 Point (it is -3.9 dBm, red line is 3th harmonic blue is fundamental)

EECS 522 CAD Assignment #2




Figure 1. Schematic of 900 MHz LNA Including Given Components

Device Values and Sizes:

Given Devices:

$$R_S = 50 \, \Omega$$

$$R_{bias} = 10 \, \text{k} \, \Omega$$

$$C_C = 12 \, \text{pF}$$

$$C_L = 50 \, \text{fF}$$

$$V_{DD} = 1.2 \, \text{V}$$

$$V_{bias} = 397 \, \text{mV}$$

Inductors:

	Inductance	Outer Diameter	Metal Width	Number of Turns
L _G	23.075 nH	470 μm	11 μm	7.5
L _S	1.025 nH	400 μm	10 μm	1
L _D	2.266 nH	290 μm	15 μm	2.5

Capacitors:

	Capacitance	X-Dimension	Y-Dimension
C _X	709.6945 fF	50 μm	6.75 μm
C _D	11.60083 pF	200 μm	28.12 μm

Transistors:

	Width of Single Finger	Width of All Fingers	Length	Number of Fingers
M1	15.21 μm	380.25 μm	160 nm	25
M2	15.21 μm	380.25 μm	160 nm	25

Summary Table:

Specification	Desired Value	Measured Value
Peak S ₂₁ (Gain)	> 10 dB	13.378 dB
3dB Bandwidth	200 MHz < BW < 300 MHz	297.14 MHz
Center Frequency	900 MHz	900 MHz
Noise Figure	< 1.7 dB between 800 MHz and 1GHz	< 1.637 dB between 800 MHz and 1 GHz
S ₁₁	< -10 dB between 800 MHz and 1 GHz	< -10.17 dB between 800 MHz and 1 GHz
P _{1dB}	> -30 dBm (input referred)	-2.525 dBm
IIP ₃	> -15 dBm (input referred)	-7.037 dBm
Power Consumption	< 4 mW	3.913 mW

Plots:




Figure 2. Plot of S11




Figure 3. Plot of S21

Periodic Steady State Response




Figure 4. Plot of P1dB

Periodic Steady State Response




Figure 5. Plot of IIP3

S-Parameter Response




Figure 6. Plot of Noise Figure