EECS 570 Lecture 2 Message Passing & Shared Memory



Intel Paragon XP/S

ecture 2

Slide 1

**Winter 2025** 

**Prof. Satish Narayanasamy** 

#### http://www.eecs.umich.edu/courses/eecs570/

Slides developed in part by Drs. Adve, Falsafi, Martin, Musuvathi, Narayanasamy, Nowatzyk, Wenisch, Sarkar, Mikko Lipasti, Jim Smith, John Shen, Mark Hill, David Wood, Guri Sohi, Jim Smith, Natalie Enright Jerger, Michel Dubois, Murali Annavaram, Per Stenström, and probably others

**EECS 570** 

### Announcements

Programming 1 assignment Discussion on this - Friday, Jan 17th Released this week

Jan 20<sup>th</sup>: No class (MLK Holiday)

Jan 21<sup>st</sup> : Quiz 2 is due on Canvas Released tomorrow along with reading list

# Readings

#### For today

- David Wood and Mark Hill. "Cost-Effective Parallel Computing," IEEE Computer, 1995.
- Mark Hill et al. "21<sup>st</sup> Century Computer Architecture." CCC White Paper, 2012.

# Parallel Programming Intro

# Motivation for MP Systems

- Classical reason for multiprocessing: More performance by using multiple processors in parallel
  - Divide computation among processors and allow them to work concurrently
  - Assumption 1: There is parallelism in the application
  - Assumption 2: We can exploit this parallelism

# Finding Parallelism

- 1. Functional parallelism
  - **Car: {engine, brakes, entertain, nav, ...}**
  - □ Game: {physics, logic, UI, render, ...}
  - Signal processing: {transform, filter, scaling, ...}
- 2. Data parallelism
  - Vector, matrix, db table, pixels, ...
- 3. Request parallelism
  - Web, shared database, telephony, ...

### Computational Complexity of (Sequential) Algorithms

- Model: Each step takes a unit time
- Determine the time (/space) required by the algorithm as a function of input size

# Sequential Sorting Example

- Given an array of size n
- MergeSort takes O(n log n) time
- BubbleSort takes O(n<sup>2</sup>) time
- But, a BubbleSort implementation can sometimes be faster than a MergeSort implementation
- Why?

# Sequential Sorting Example


- Given an array of size n
- MergeSort takes O(n log n) time
- BubbleSort takes O(n<sup>2</sup>) time
- But, a BubbleSort implementation can sometimes be faster than a MergeSort implementation
- The model is still useful
  - Indicates the scalability of the algorithm for large inputs
  - Lets us prove things like a sorting algorithm requires at least O(n log n) comparisons

Slide 34


# We need a similar model for parallel algorithms

# Sequential Merge Sort


16MB input (32-bit integers)



### Parallel Merge Sort (as Parallel Directed Acyclic Graph)




**EECS 570** 






**EECS 570** 

Parallel DAG for Merge Sort (4-core)



**EECS 570** 


### Parallel DAG for Merge Sort (8-core)



### The DAG Execution Model of a Parallel Computation

- Given an input, dynamically create a DAG
- Nodes represent sequential computation
  - Weighted by the amount of work
- Edges represent dependencies:
  - □ Node A → Node B means that B cannot be scheduled unless A is finished


### Sorting 16 elements in four cores



Lecture 2 Slide 17

**EECS 570** 

Sorting 16 elements in four cores (4 element arrays sorted in constant time)



Lecture 2 Slide 18

**EECS 570** 

# Performance Measures

- Given a graph G, a scheduler S, and P processors
- $T_p(S)$  : Time on P processors using scheduler S
- $T_p$  : Time on P processors using best scheduler
- *T*<sub>1</sub> : Time on a single processor (sequential cost)
- $T_{\infty}$  : Time assuming infinite resources

# Work and Depth


• *T*<sub>1</sub> = Work

The total number of operations executed by a computation


•  $T_{\infty}$  = Depth

The longest chain of sequential dependencies (critical path) in the parallel DAG

# $T_{\infty}$ (Depth): Critical Path Length (Sequential Bottleneck)




# T<sub>1</sub> (work): Time to Run Sequentially



Lecture 2 Slide 22

**EECS 570** 

Sorting 16 elements in four cores (4 element arrays sorted in constant time)



Lecture 2 Slide 23

**EECS 570** 

### Some Useful Theorems

# Work Law

• "You cannot avoid work by parallelizing"

 $T_1 / P \le T_P$ 

# Work Law

"You cannot avoid work by parallelizing"

 $T_{I} / P \leq T_{P}$ Speedup =  $T_{I} / T_{P}$ 

**EECS 570** 

# Work Law

"You cannot avoid work by parallelizing"

 $T_1 / P \le T_P$ 

Speedup = 
$$T_I / T_P$$

• Can speedup be more than 2 when we go from 1-core to 2core in practice?

# Depth Law

- More resources should make things faster
- You are limited by the sequential bottleneck

$$T_P \ge T_\infty$$

## Amount of Parallelism

Parallelism =  $T_I / T_{\infty}$ 

### Maximum Speedup Possible

### **Speedup** $T_I / T_P \leq T_I / T_{\infty}$ **Parallelism**

"speedup is bounded above by available parallelism"

# Greedy Scheduler

- If more than P nodes can be scheduled, pick any subset of size P
- If less than P nodes can be scheduled, schedule them all

### Work/Depth of Merge Sort (Sequential Merge)

- Work  $T_1$ :  $O(n \log n)$
- Depth  $T_{\infty}$ : O(n)

**Takes** O(n) time to merge *n* elements

• Parallelism:

$$\Box T_1 / T_{\infty} = O(\log n) \rightarrow \text{really bad!}$$

# Main Message

- Analyze the Work and Depth of your algorithm
- Parallelism is Work/Depth
- Try to decrease Depth
  - the critical path
  - a <u>sequential</u> bottleneck
- If you increase Depth
  - better increase Work by a lot more!

# Amdahl's law


- Sorting takes 70% of the execution time of a sequential program
- You replace the sorting algorithm with one that scales perfectly on multi-core hardware
- How many cores do you need to get a 4x speed-up on the program?

### Amdahl's law, f = 70%

Speedup(*f*, *c*) = 1 / (1 - f) + f / c


f = the <u>parallel</u> portion of execution
 1 - f = the <u>sequential</u> portion of execution
 c = number of cores used

## Amdahl's law, f = 70%



Slide 39


#### Amdahl's law, f = 70%



Slide 40

**EECS 570** 


#### Amdahl's law, f = 10%



**EECS 570** 

```
Lecture 2
Slide 41
```

#### Amdahl's law, f = 98%



#### Lesson

- Speedup is limited by <u>sequential</u> code
- Even a small percentage of <u>sequential</u> code can greatly limit potential speedup

Parallel Programming Models and Interfaces

# Programming Models

High level paradigm for expressing an algorithm

**Examples:** 


**O** Functional

○ Sequential, procedural

- Shared memory
- O Message Passing
- Embodied in languages that support concurrent execution
   Incorporated into language constructs
   Incorporated as libraries added to existing sequential language
- Top level features:

(For conventional models – shared memory, message passing)
 Multiple threads are conceptually visible to programmer
 Communication/synchronization are visible to programmer
 Somewhat implicit for shared memory

### An Incomplete Taxonomy





**EECS 570** 


## Programming Model Elements

- For both Shared Memory and Message Passing
- Processes and threads
  - □ **Process:** A shared address space and one or more threads of control
  - □ Thread: A sequence of instructions
  - **Task**: Less formal term part of an overall job
  - □ Created, terminated, scheduled, etc.
- Communication
  - Passing of data
- Synchronization
  - Communicating control information
  - □ To assure reliable, correct communication

#### **Historical View**








Join at:	I/O (Network)	Memory	Processor
Program with:	Message passing	Shared Memory	Dataflow, SIMD, VLIW, CUDA, other data parallel

Lecture 2 Slide 48

**EECS 570** 


Message Passing Programming Model

## Message Passing Programming Model



- User level send/receive abstraction
  - Match via local buffer (x,y), process (Q,P), and tag (t)
  - Need naming/synchronization conventions

## Message Passing Architectures



- Cannot directly access memory of another node
- IBM SP-2, Intel Paragon, Myrinet Quadrics QSW
- Cluster of workstations (e.g., MPI on flux cluster)

## MPI - Message Passing Interface API

- A widely used standard
  - □ For a variety of distributed memory systems
    - SMP Clusters, workstation clusters, MPPs, heterogeneous systems
- Also works on Shared Memory MPs
   Easy to emulate distributed memory on shared memory HW
- Can be used with a number of high level languages
- Available in the Flux cluster at Michigan

## Processes and Threads in Message Passing

- Common: multiple threads/processes with different address spaces
  - No shared memory
  - Communication has to be explicit through sending and receiving of messages
- Processes may also be running on different OSes
   Process creation often external to execution environment; e.g. shell script
   Hard for user process on one system to create process on another OS
- Lots of flexibility (advantage of message passing). Could have:
  - 1. Multiple threads sharing an address space
  - 2. Multiple processes sharing an address space
- 1 and 2 easily implemented on shared memory HW (with single OS)
   Process and thread creation/management similar to shared memory

### Communication and Synchronization

- Combined in the message passing paradigm
   Synchronization of messages part of communication semantics
- Point-to-point communication
   From one process to another
- Collective communication

   Involves groups of processes
   e.g., broadcast

# Message Passing: Send()

- Send( <what>, <where-to>, <how> )
- What:
  - A data structure or object in user space
  - A buffer allocated from special memory
  - A word or signal
- Where-to:
  - A specific processor
  - □ A set of specific processors
  - □ A queue, dispatcher, scheduler
- How:
  - Asynchronously vs. synchronously
  - Typed
  - In-order vs. out-of-order
  - Prioritized

## Message Passing: Receive()

- Receive( <data>, <info>, <what>, <how> )
- Data: mechanism to return message content
  - □ A buffer allocated in the user process
  - Memory allocated elsewhere
- Info: meta-info about the message
  - Sender-ID
  - Type, Size, Priority
  - Flow control information
- What: receive only certain messages
  - Sender-ID, Type, Priority
- How:
  - Blocking vs. non-blocking

## Synchronous vs Asynchronous

• Synchronous Send

Stall until message has actually been received
 Implies a message acknowledgement from receiver to sender

- Synchronous Receive
   Stall until message has actually been received
- Asynchronous Send and Receive
   Sender and receiver can proceed regardless
   Returns *request handle* that can be tested for message receipt
   Request handle can be tested to see if message has been sent/received

#### Deadlock

• Blocking communications may deadlock

<Process 0> Send(Process1, Message); Receive(Process1, Message); <Process 1> Send(Process0, Message); Receive(Process0, Message);

• Requires careful (safe) ordering of sends/receives

<Process 0> Send(Process1, Message); Receive(Process1, Message); <Process 1> Receive (Process0, Message); Send (Process0, Message);

## Message Passing Paradigm Summary

Programming Model (Software) point of view:

- Disjoint, separate name spaces
- "Shared nothing"
- Communication via explicit, typed messages: send & receive

## Message Passing Paradigm Summary

Computer Engineering (Hardware) point of view:


- Treat inter-process communication as I/O device
- Critical issues:
  - How to optimize API overhead
  - Minimize communication latency
  - Buffer management: how to deal with early/unsolicited messages, message typing, high-level flow control
  - Event signaling & synchronization
  - Library support for common functions (barrier synchronization, task distribution, scatter/gather, data structure maintenance)

Shared Memory Programming Model


## Shared-Memory Model

Multiple execution contexts sharing a single address space

- Multiple programs (MIMD)
- Or more frequently: multiple copies of one program (SPMD)
- Implicit (automatic) communication via loads and stores
- Theoretical foundation: PRAM model



## Global Shared Physical Address Space



- Communication, sharing, synchronization via loads/stores to shared variables
- Facilities for address translation between local/global address spaces
- Requires OS support to maintain this mapping

## Why Shared Memory?

#### Pluses

- For applications looks like multitasking uniprocessor
- **For OS only evolutionary extensions required**
- Easy to do communication without OS

#### Minuses

- Proper synchronization is complex
- Communication is implicit so harder to optimize
- Hardware designers must implement shared mem abstraction
   This is hard

#### Result

- Traditionally bus-based Symmetric Multiprocessors (SMPs), and now CMPs are the most success parallel machines ever
- And the first with multi-billion-dollar markets

#### Thread-Level Parallelism

```
struct acct_t { int bal; };
shared struct acct_t accts[MAX_ACCT];
int id,amt; 0: addi r1,accts,r3
if (accts[id].bal >= amt) 1: ld 0(r3),r4
{
    accts[id].bal -= amt; 3: sub r4,r2,r4
    spew_cash(); 4: st r4,0(r3)
}
```

#### • Thread-level parallelism (TLP)

- Collection of asynchronous tasks: not started and stopped together
- Data shared loosely, dynamically
- Example: database/web server (each query is a thread)
  - **accts** is **shared**, can't register allocate even if it were scalar
  - id and amt are private variables, register allocated to r1, r2


### Synchronization

- Mutual exclusion
- : locks, ...
- Order : barriers, signal-wait, ...
- Implemented using read/write/RMW to shared location
  - □ Language-level:
    - libraries (e.g., locks in pthread)
    - Programmers can write custom synchronizations
  - Hardware ISA
    - E.g., test-and-set
- OS provides support for managing threads
  - scheduling, fork, join, futex signal/wait

We'll cover synchronization in more detail in a couple of weeks


Slide 66

#### Cache Coherence




Two \$100 withdrawals from account #241 at two ATMs
 Each transaction maps to thread on different processor
 Track accts [241] .bal (address is in r3)

#### No-Cache, No-Problem



Scenario I: processors have no caches
No problem

#### Cache Incoherence




- Scenario II: processors have write-back caches
  - Potentially 3 copies of accts [241].bal: memory, p0\$, p1\$
  - Can get incoherent (out of sync)

#### Paired vs. Separate Processor/Memory?

- Separate processor/memory
  - **Uniform memory access (UMA):** equal latency to all memory
  - + Simple software, doesn't matter where you put data
  - Lower peak performance
  - Bus-based UMAs common: symmetric multi-processors (SMP)


#### Paired processor/memory


- Non-uniform memory access (NUMA): faster to local memory
- More complex software: where you put data matters
- + Higher peak performance: assuming proper data placement



#### Shared vs. Point-to-Point Networks

- Shared network: e.g., bus (left)
  - + Low latency
  - Low bandwidth: doesn't scale beyond ~16 processors
  - + Shared property simplifies cache coherence protocols (later)
- Point-to-point network: e.g., mesh or ring (right)
  - Longer latency: may need multiple "hops" to communicate
  - + Higher bandwidth: scales to 1000s of processors
  - Cache coherence protocols are complex






Slide 71


EECS 570

## Implementation #1: Snooping Bus MP



- Two basic implementations
- Bus-based systems
  - □ Typically small: 2–8 (maybe 16) processors
  - Typically processors split from memories (UMA)
    - Sometimes multiple processors on single chip (CMP)
    - Symmetric multiprocessors (SMPs)
    - O Common, I use one everyday

### Implementation #2: Scalable MP



• General point-to-point network-based systems

- Typically processor/memory/router blocks (NUMA)
   Glueless MP: no need for additional "glue" chips
- Can be arbitrarily large: 1000's of processors
   Massively parallel processors (MPPs)
- In reality only government (DoD) has MPPs...
  - Companies have much smaller systems: 32–64 processors
  - Scalable multi-processors

## Snooping Cache-Coherence Protocols

Bus provides serialization point

Each cache controller "snoops" all bus transactions

- take action to ensure coherence
  - invalidate
  - O update
  - supply value
- depends on state of the block and the protocol

#### Scalable Cache Coherence

• Scalable cache coherence: two part solution

#### • Part I: bus bandwidth

- **Replace non-scalable bandwidth substrate (bus)**...
- ...with scalable bandwidth one (point-to-point network, e.g., mesh)
- Part II: processor snooping bandwidth
  - Interesting: most snoops result in no action
  - **Replace non-scalable broadcast protocol (spam everyone)...**
  - ...with scalable directory protocol (only spam processors that care)
- We will cover this in Unit 2

## Shared Memory Summary

- Shared-memory multiprocessors
  - + "Simple" software: easy data sharing, handles both DLP & TLP
    - ...but hard to get fully correct!
  - Complex hardware: must provide illusion of global address space
- Two basic implementations
  - **Symmetric (UMA) multi-processors (SMPs)** 
    - Underlying communication network: bus (ordered)
    - + Low-latency, simple protocols
    - Low-bandwidth, poor scalability
  - **Scalable (NUMA) multi-processors (MPPs)** 
    - Underlying communication network: point-to-point (often unordered)

Slide 76

- + Scalable bandwidth
- Higher-latency, complex protocols