
EECS 573 Microarchitecture

Data Parallel Architectures: GPUs

Todd Austin
CSE
University of Michigan
Fall 2014

With slides by David Kirk, Wen-mei W. Hwu, Li-Shiuan Peh, Mehrzad Samadi, Amir Hormati, Janghaeng Lee, and Anoushe Jamshidi


Data Parallel Architecture Recap



 $C_i \leq A_i * B_i$

Ex: CRAY machine vector processing, Thinking machine cm* Intel MMX (multimedia support),
Intel SSE/AVX (SIMD extensions)

Data Parallelism is everywhere



- Mostly regular applications
- Works on large data sets

Outline

- GPU hardware introduction
- GPU programming introduction
- Programming challenges & current research

GPU: Highly Parallel Coprocessor

- GPU as a coprocessor that
 - Has its own DRAM memory
 - Communicate with host (CPU) through bus (PCIx)
 - Runs many threads in parallel
- GPU threads
 - GPU threads are extremely lightweight (almost no cost for creation/context switch)
 - GPU needs at least several thousands threads for full efficiency


What is the GPU Good at?

- The GPU is good at data-parallel processing
 - The same computation executed on many data elements in parallel – low control flow overhead


with high SP floating point arithmetic intensity

- Many calculations per memory access
- Currently also need high floating point to integer ratio
- High floating-point arithmetic intensity and many data elements mean that <u>memory access latency can be hidden</u> <u>with calculations</u> instead of big data caches – <u>Still need to</u> avoid bandwidth saturation!

Example GPGPU System



Example GPU: Tesla



© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007 ECE 498AL, University of Illinois, Urbana-Champaign

Why GPU for computing?

- Inexpensive supercomputers
- GPU hardware performance increases faster than CPU

 Trend: simple, scalable architecture, interaction of clock speed, cache, memory (bandwidth)

Theoretical GB/s

360


330

300

270

---CPU

GeForce GPU



240 Tesla GPU 210 GeForce GTX 480 180 GeForce GTX 680 Tesla M2090 150 Tesla C2050 120 GeForce 8800 GTX 90 Tesla C1060 Ivy Bridge GeForce 7800 GT Sandy Bridge 60 Bloomfield GeFore Prescott Woodcrest GeForce FX 5900

Harpertown

2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013

Note: PCIe 2.0 max b/w is 16 GB/s

Tesla K4

Tesla K20X

Westmere

Floating-Point Operations per Second - Nvidia CUDA C Programming Guide Version 6.5 - 24/9/2014 - copyright Nvidia Corporation 2014

Memory Bandwidth for CPU and GPU - Nvidia CUDA C Programming Guide Version 6.5 - 24/9/2014 - copyright Nvidia Corporation 2014

GPU is for Parallel Computing

CPU

 Large cache and sophisticated flow control minimize latency for arbitrary memory access for serial process


GPU

- Simple flow control and limited cache, more transistors for computing in parallel
- High arithmetic intensity hides memory latency




Hardware Implementation: a set of SIMD Processors

- Device
 - a set of multiprocessors
- Multiprocessor
 - a set of 32-bit SIMD processors




Hardware Implementation: Memory Architecture

- Device memory (DRAM)
 - Slow (~300-400 cycles)
 - Local, global, constant,
 and texture memory
- On-chip memory
 - Fast (<10 cycles)</p>
 - Registers, shared memory, constant/texture cache




Courtesy NVIDIA

A Quick Overview of GPUs




A Quick Overview of GPUs




How do GPUs Achieve Great Performance?

- Effectively use available memory bandwidth
 - Exploit data reuse when possible



How do GPUs Achieve Great Performance?

- Effectively use available memory bandwidth
 - Exploit data reuse when possible
 - Regular, well coalesced memory accesses



Outline


- GPU hardware introduction
- GPU programming introduction
- Programming challenges & current research

CUDA Programming Model: A Highly Multithreaded Coprocessor

- The GPU is viewed as a compute device that:
 - Is a coprocessor to the CPU or host
 - Has its own DRAM (device memory)
 - Runs many threads in parallel
- Data-parallel portions of an application are executed on the device as kernels which run in parallel on many threads
- Differences between GPU and CPU threads
 - GPU threads are extremely lightweight
 - Very little creation overhead
 - GPU needs 1000s of threads for full efficiency
 - Multi-core CPU needs only a few

Thread Batching: Grids and Blocks

- A kernel is executed as a grid of thread blocks
 - All threads share data memory space
- A thread block is a batch of threads that can cooperate with each other by:
 - Synchronizing their execution
 - For hazard-free shared memory accesses
 - Efficiently sharing data through a low latency shared memory
- Two threads from two different blocks cannot directly cooperate




© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007 ECE 498AL, University of Illinois, Urbana-Champaign


Execution Model

- Each thread block is executed by a single multiprocessor
 - Synchronized using shared memory
- Many thread blocks are assigned to a single multiprocessor
 - Executed concurrently in a time-sharing fashion
 - Keep GPU as busy as possible
- Running many threads in parallel can hide DRAM memory latency
 - Global memory access: ~300-400 cycles

GPU Execution Model




GPU Execution Model



Block and Thread IDs

- Threads and blocks have IDs
 - So each thread can decide what data to work on
 - Block ID: 1D or 2D
 - Thread ID: 1D, 2D, or 3D
- Simplifies memory addressing when processing multidimensional data
 - Image processing
 - Solving PDEs on volumes
 - **–** ...




CUDA Device Memory Space Overview

Each thread can:


- R/W per-thread registers
- R/W per-thread local memory
- R/W per-block shared memory
- R/W per-grid global memory
- Read only per-grid constant memory
- Read only per-grid texture memory

 The host can R/W global, constant, and texture memories



© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007 ECE 498AL, University of Illinois, Urbana-Champaign

Buffering to Optimize Bandwidth



GeForce GTX 480 Technical Specs

- Maximum number of threads per block: 1024
- Maximum size of each dimension of a grid: 65,535
- Num
 15
 Many parameters change across generations!
- Device memory: 1536 MB
- Shared memory per multiprocessor: 16/48KB divided in 32 banks
- Transistors/Size: 3 Billion transistors/529 mm²


CUDA

- C-extension programming language
 - No graphics API
 - Flattens learning curve
 - Better performance
 - Support debugging tools
- Extensions / API
 - Function type : __global___, __device___, __host___
 - Variable type : __shared__, __constant__
 - cudaMalloc(), cudaFree(), cudaMemcpy(),...
 - syncthread(), atomicAdd(),...
- Program types
 - Device program (kernel) : run on the GPU
 - Host program : run on the CPU to call device programs

Compiling CUDA

- nvcc
 - Compiler driver
 - Invoke cudacc, g++, cl
- PTX
 - Parallel Thread eXecution

Id. gl obal . v4. f32 {\$f1, \$f3, \$f5, \$f7}, [\$r9+0]; mad. f32 \$f1, \$f5, \$f3, \$f1;



Extended C

- Declspecs
 - global, device, shared, local, constant
- Keywords
 - threadIdx, blockIdx
- Intrinsics
 - __syncthreads
- Runtime API
 - Memory, symbol, execution management
- Function launch

```
__device__ float filter[N];
 global void convolve (float *image)
  shared float region[M];
 region[threadIdx] = image[i];
  syncthreads()
  image[j] = result;
// Allocate GPU memory
void *myimage = cudaMalloc(bytes)
// 100 blocks, 10 threads per block
convolve << < 100, 10 >>> (myimage);
```

CUDA Function Declarations

	Executed on the:	Only callable from the:
device float DeviceFunc()	device	device
global void KernelFunc()	device	host
host float HostFunc()	host	host

- __global___ defines a kernel function
 - Must return void
- __device__ and __host__ can be used together
- __device___ functions cannot have their address taken
- For functions executed on the device:
 - No recursion
 - No static variable declarations inside the function
 - No variable number of arguments

Language Extensions: Built-in Variables

- dim3 gridDim;
 - Dimensions of the grid in blocks (gridDim.z unused)
- dim3 blockDim;
 - Dimensions of the block in threads
- dim3 blockIdx;
 - Block index within the grid
- dim3 threadIdx;
 - Thread index within the block

Example: Vector Addition Kernel

```
// Pair-wise addition of vector elements
// One thread per addition
 _global___ void
vectorAdd(float* iA, float* iB, float* oC)
    int idx = threadIdx.x
        + blockDim.x * blockId.x;
    oC[idx] = iA[idx] + iB[idx];
                                  Courtesy NVIDIA
```

Example: Vector Addition Host Code

```
float* h A = (float*) malloc(N * sizeof(float));
float* h B = (float*) malloc(N * sizeof(float));
// ... initalize h A and h B
// allocate device memory
float* d A, d B, d C;
cudaMalloc( (void**) &d A, N * sizeof(float) );
cudaMalloc( (void**) &d B, N * sizeof(float) );
cudaMalloc( (void**) &d C, N * sizeof(float) );
// copy host memory to device
cudaMemcpy( d A, h A, N * sizeof(float),
  cudaMemcpyHostToDevice ):
cudaMemcpy( d_B, h_B, N * sizeof(float),
  cudaMemcpyHostToDevice ):
// execute the kernel on N/256 blocks of 256 threads each
vectorAdd<<< N/256, 256>>>( d A, d B, d C);
```


For more CUDA info...

- Vector types
- Atomic operations
- Thread synchronization
- Texture cache usage
- Mathematical functions
- API details
- ... see the NVIDIA CUDA C Programming Guide
 - http://docs.nvidia.com/cuda/cuda-c-programming-guide/

Outline


- GPU hardware introduction
- GPU programming introduction
- Programming challenges & current research

Achieving Peak GPU Performance: Theory and Practice




GPU Programming Challenges

- Data restructuring for complex memory hierarchy efficiently
 - Global memory, Shared memory, Registers
- Partitioning work between CPU and GPU
- Lack of portability between different generations of GPU
 - Registers, active warps, size of global memory, size of shared memory
- Will vary even more
 - Newer high performance cards e.g.
 NVIDIA's Kepler, Maxwell...
 - Mobile GPUs with fewer resources




Varying Inputs, Drastic Performance Effects



Optimize by writing many kernels? Compiler support may ease this burden.

Amdahl's Law

GPGPU may have <100x speedup but...



General Purpose Computing on GPU

- Limitation of GPU Executable
 - Massive Data-Parallelism
 - LineNOHow can GPUs be more GENERAL?
 - NO Pointers
- Leaves GPUs underutilized
 - GPGPUs are not general enough

Barriers to Generalization

Reduce NO GPU utilization Sections


Non-Linear array access

```
for(y=0; y<ny; y++)
for(i=1; i<m; i++)

for(int i=0; i<n; i++){
  *c = *a + *b;
  a++; b++; c++;
}


cial...</pre>
```

What about Heterogeneity?



Why not utilize GPU 0 and CPU's SIMD resources?

Collaborative Heterogeneous Execution



Current Hardware Research

- Remember, trend is *simple & scalable*
 - General goals:
 - Reducing cache thrashing
 - Better overlapping of computation & memory
 - Improved performance & energy efficiency
 - Warp scheduling
 - Cache-Conscious Wavefront Scheduling (Rogers et. al.)
 - Prefetching
 - Adaptive prefetching (APOGEE, Sethia et al.)