NEAR-MEMORY PROCESSING

Salessawi Ferede Yitbarek Todd Austin

Outline

- Processing-in-Memory Research in the 90's
- □ 2.5D and 3D Integration
- Near-Memory Processing











Processing-in-Memory

- □ Placing processing units on same die with DRAM provides increased bandwidth
- In Merged Logic and DRAM (MLD) process was emerging
 - IBM, Mitsubishi, Samsung, Toshiba and others
- □ Multiple efforts from industry and academia
 - Micron: Active Memory(Yukon)
 - UC Berkeley: IRAM
 - Notre Dame: Execube
 - MIT: Raw
 - Stanford: Smart Memories
 - UIUC: FlexRAM
 - UC Davis: Active Pages
 - USC: DIVA
 - And many more....

Example Targeted Applications

- Data Mining (decision trees and neural networks)
- Computational Biology (protein sequence matching)
- Multimedia
- Decision Support Systems (TPC-D)
- Speech Recognition
- □ Financial Modeling (stock options, derivatives)















2.5D and 3D Integration

What is 3D stacking?























Stacking processors and memory A fundamental problems with older PIM technologies: slow logic coupled with dense DRAM(or vice versa) 3D stacking solves this problem: different layers can use different process technology TSVs provide logic layer with high bandwidth access to DRAM banks











- Near-Memory compute units(CUs): limited to 50% of DRAM foot-print 10W power envelope
- Baseline Host: extrapolate current trends (assumes HMC-like DRAM interface)





Challenges

NMC Challenges

- Heat
- □ TSV
 - Thermal stress
 - Speed vs (yield and size)
 - Coupling
- □ Power delivery
- □ Coherence
- Programming models

