|--|

		Overv	iew	
The grown challenge	wing complexity of es of verification.	modern dig	gital hardwa	re design
Current v detecting	vaveform viewer bas ; and locating potent	sed debugging ial design bug	g tools do no gs.	t provide a
Our projevent	ect aims to provide on tool (Inferno) is us	e a verifications sed to verify s	on example ystem-level o	where a t designs.
A multi-c and used	ore system with ro as our Design Unde	bust MESI ca r Verification	che coheren (DUV).	ce protoco
Debuggir debuggin	ng efforts with Infern g case where Infern	o are docume o is not applie	ented in a log d.	g file and co
Inferno u	ser experience and s	suggestions ar	e proposed f	for further
		Topol	ogy	
L1 Cache Processor	Pr	L1 Cache OCESSOT	Cores: proces project	Single-thre sor design t
	Router Router		Router design channe	s: Wormho from Book els specified
Processor L1 Cache	Router Router Dir	ectory DME	➢ Director the base	ory: Develo seline MES
The overall t	opology is a 2x2 m	esh router ne	etwork wher	e 3 cores a

are attached to a router respectively and the last router is reserved for directory which is the central control unit linked to data memory to ensure the memory coherence. In this design, each core has its own L1 data cache, instruction cache & memory. All 3 core share the data memory via the directory.



Sharer One special case when implementing the robust design is that when the directory is currently in exclusive state (E), and one core sends getS message, the core with E state is supposed to transit to a transient state after providing the data for robust purpose. To guarantee the robustness under this circumstance, the state machine is modified as the figure shown above.

ust Cache Coherence Protocol Verification with Inferno EECS 578 Course Project Xiangfei Kong, Zeyu Bu, Yao Jiang, Chenxi Lou



ple-based RTL Sim with 4 virtual

oped to implement I protocol first.



store 0x20

store 0x20

Before debugging: Directory doesn't receive Unblock from Core 1, stuck in the loop

•

•



Debug Log

We documented major design bugs we found during the verification process. Following is the example format of our debug log.

With Inferno	Date	Time	Problem	Debug Person	Time taken	Bug Source	Bug Description
No	11/7/2015	12:30 PM	Only head flit, lost body and tail flit	Xiangfei	20 min	Router	Should include vc info in the flits as well
Yes	11/15/2015	6:17 PM	proc2router_dest signal sends XX to router	Zeyu	3 min	Cache Controller	The stall signal for FIFO is not set to 1
Yes	12/4/2015	3:45 PM	When directory receives a repeated GetS, it sends a inalid Data back	Yao	11min	Directory	Directory does not retain the data gotten from memory

- Receive GetM Send Fwd_GetM to Owner Receive Unblock

After Debugging: Directory receives Unblock from Core 1 eventually



- > A multi-core system with robust MESI cache coherence protocol is implemented.
- > Other Inferno configuration options to generate a clear transaction are discussed. Suggestions based on our user experience are raised for future improvement.



Experimental Results

directory

More bugs were found when developing robust design & debugging with Inferno

> # of bugs found in router design were

less than those found in core &

- > Debug effort: Time per person taken to detect and locate a design bug (measured in minutes)
- > Inferno accelerates the process of detecting and locating a bug in all three design subsystems
- Inferno characterizes the design behavior better than a traditional waveform viewer based approach

Inferno User Experience

interface	
staly	

Inferno Configuration

- Don't care signal masking
- Show states in hexadecimal
- Ignore idle messages

Support Signal Highlight

• Typical signals have higher priorities than other listed signals in diagram

0	0	Current	а	2	2	0	0	0
1D_IDLE	0	Expect	Data	2		0	CMD_IDLE	0

Conclusion

- > Debugging process with Inferno is presented. The effectiveness and potential of
- From the experimental results, Inferno accelerates the debugging process and reduces the efforts that users need to pay to detect & locate bugs.