• Eric Schulte, Jonathan Dorn, Stephen Harding, Stephanie Forrest, Westley Weimer: Post-compiler Software Optimization for Reducing Energy. Architectural Support for Programming Languages and Operating Systems (ASPLOS) 2014

  • Alexandra Jimborean, Konstantinos Koukos, Vasileios Spiliopoulos, David Black-Schaffer, and Stefanos Kaxiras. 2014. Fix the code. Don't tweak the hardware: A new compiler approach to Voltage-Frequency scaling. In Proceedings of Annual IEEE/ACM International Symposium on Code Generation and Optimization (CGO '14). ACM, New York, NY, USA, , Pages 262 , 11 pages.

  • "Region-based Caching: An Energy Efficient Memory Architecture for Embedded Processors, H. Lee and G. Tyson, Proc. of the 2000 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, Nov. 2000, pp. 120-127.

  • "Assigning Program and Data Objects to Scratchpad for Energy Reduction," S. Steinke et al., Proc. of Intl. Conference on Design, Automation and Test in Europe, Mar. 2002.

  • "Reducing energy consumption by dynamic copying of instructions onto onchip memory," S. Steinke et al., Proc. of Intl. Symposium on System Synthesis, Oct. 2002.

  • "Compile-time dynamic voltage scaling settings: opportunities and limits," F. Xie, M. Martonosi, and S. Malik, Proc. ACM SIGPLAN 2003 Conference on Programming Language Design and Implementation, Jun. 2003, pp. 49-62.

  • "The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction," C. Hsu and U. Kremer, Proc. ACM SIGPLAN 2003 Conference on Programming Language Design and Implementation, Jun. 2003, pp. 38-48.

  • "Increasing the Number of Effective Registers in a Low-Power Processor Using a Windowed Register File," Rajiv A. Ravindran, Robert M. Senger, Eric D. Marsman, Ganesh S. Dasika, Matthew R. Guthaus, Scott A. Mahlke, and Richard B. Brown, Proc. 2003 Intl. Conference on Compilers, Architecture, and Synthesis for Embedded Systems, Oct. 2003, pp. 125-136.

  • "Compiler-decided dynamic memory allocation for scratch-pad based embedded systems," "S. Udayakumaran and R. Barua, Proc. of Intl. Conf. on Compilers Architectures and Synthesis of Embedded Systems, Oct. 2003, pp. 276-286.

  • "Power-aware compilation for register file energy reduction," J. Ayala, A. Veidenbaum, and M. Lopez-Vallejo, International Journal of Parallel Programming, Dec. 2003, pp. 451-467.

  • "A compiler-based approach for dynamically managing scratch-pad memories in embedded systems," M. Kandemir et al., IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 2, Feb. 2004, pp. 243-260.

  • "Dynamic overlay of scratchpad memory for energy minimization," M. Verma et al., Proc. of Intl. Symposium on System Synthesis, Sept. 2004.

  • "Compiler Managed Dynamic Instruction Placement in a Low-Power Code Cache," Rajiv Ravindran, Pracheeti Nagarkar, Ganesh Dasika, Eric Marsman, Robert Senger, Scott Mahlke, and Richard Brown, Proc. 3rd Intl. Symposium on Code Generation and Optimization, Mar. 2005, pp. 179-190.

  • "Compilation techniques for energy reduction in horizontally partitioned cache architectures," A. Shrivastava, I. Issenin, and N. Dutt, Proc. of the 2005 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, Sept. 2005, pp. 90-96.

  • "Power-Aware Compilation for Embedded Processors with Dynamic Voltage Scaling and Adaptive Body Biasing Capabilities," P. Huang and S. Ghiasi, Proc. 2006 Design, Automation, and Test in Europe, Mar. 2006.

  • "Compiler-Managed Partitioned Data Caches for Low Power," Rajiv Ravindran, Michael Chu, and Scott Mahlke, Proc. ACM SIGPLAN/SIGBED 2007 Conference on Languages, Compilers, and Tools for Embedded Systems, Jun. 2007, pp. 237-247.

  • "Thermal-Aware Data Flow Analysis," J. Ayala, and D. Atienza, and P. Brisk, Proc. 2009 Design Automation Conference, Jun. 2009.