Stretching the Barriers – An analysis of MOSFET Scaling

Presenters (in order) – Zeinab Mouse Stephanie Te Aseem Jain

Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa

Why Small?

- Higher Current
- Lower Gate
- Cost Efficient

Notes for the first set of slides are at the end of the presentation

Capacitance Higher Speed

- 1. Constant Voltage Scaling
- reduce later/vertical sizes by α
- increase all doping by α
- Disadvantages:
- mobility degradation as $E \rightarrow 1(MV/cm)$
- device breakdown

Shrinking Methods

Shrinking Methods (cnt.)

- 2. Constant Field Scaling
 - reduce later/vertical sizes by α
- increase all doping by α
- reduce Vth, Vdd by α

Disadvantages:

- decrease in current $\rightarrow I_{D,scaled} = (I_D/\alpha)$

Advantages:

- ✓ higher speed
- ✓ lower capacitance
- Iower power dissipation
- ✓ Increase no. devices/area
- \checkmark constant g_m



Scaling Effects

- 1. Lower $V_g \rightarrow Lower V_{th}$
- device does not turn off completely
- weak inversion layer
- increased power consumption when "off"
- 2. More Devices per Area
- increase interconnect cap
- increase heat production
- Increase delay

er V_{th} n off completely r nsumption when "off'

r Area ect cap action

Scaling Effects (cnt.)

- 3. Fabrication Difficulties
- required high density
- precise alignment

4. Mobility Degradation

• high E \rightarrow scattering $\rightarrow \mu$ reduction \rightarrow I_D reduction \rightarrow g_m reduction

Scaling Effects (cnt.)

- 5. V_{th} Variation
- $-1(mV/K) \rightarrow 50 mV$ variation
- process \rightarrow 50 mV variation

6. Velocity Saturation

- lateral E \geq 1 (V/µm) \rightarrow V \approx 10⁷ (cm/s)
- premature saturation
- reduction of g_m

• V_{th} dependence on L (L variation $\rightarrow V_{th}$ variation)

Scaling Effects (cnt.)

- 7. Hot Carrier Effects
- increased lateral E → increase carrier instant.

velocity

- ionization of Si atoms \rightarrow finite I_{drain-substrate}
- carrier injection into gate \rightarrow current out of gate
- current leakage → higher power consumption

kinetic energy &

Scaling Effects (cnt.) 8. Carrier Tunneling

- high current drive → reduce t_{ox} thickness ightarrow carrier tunneling through oxide

- current drive → electrical thickness
- tunneling → physical thickness
- T_{eq}=(k_{ox}/k)T_{phys}

hi-k dielectric

Hi-k Consequences:

- thermal stability with Si
- interface issues: scattering
- \rightarrow lower source-channel potential barrier
- need high potential barrier lower tunneling
- lower hot carrier emission

• higher physical thickness \rightarrow drain fringing fields

References

Razavi, B. <u>Design of Analog CMOS Integrated Circuits.</u> New York: McGraw Hill, 2004 Wong, H.-S.P. "Beyond the Conventional Transistor." <u>IBM Journal of Research and Development</u>

High-k gate dielectrics /edited by Michel Houssa, Bristol, England; Philadelphia :IOP Publishing, c2004



What's special about dielectrics?

- Insulators
- Used to reduces the electric field between 2 surfaces of a capacitor
- The voltage across the capacitor decreases



Material becomes polarized in an electric field

$$E = -\nabla V$$
$$C = \frac{Q}{V}$$

Traditional Dielectric SiO₂

Advantages

- Can be grown thermally on Si Control over thickness and uniformity Stable interface with Si
- Low density of intrinsic interface defects
- Thermally and chemically stable
- Large band gap
- Functional down to around 1.5nm

Manufacturing steps can involve annealing at 1000° C

Traditional Dielectric SiO₂

Problems

- Theoretical scaling limit ~7 Angstroms
- Below don't have full band gap Leakage due to tunneling

- Defects limit thickness to around 2nm

 Tunneling proportional to exp(thickness) 1.6 - 1.4 very thinnest that can still work with acceptable leakage

- High κ dielectric constant materials (greater than SiO₂)
- $C = A \kappa \varepsilon_0 / d$
- Instead of increasing d further increase κ
- For example:

Possible solution

– κ of SiO₂ = 3.9
– κ of Al₂O₃ ~ 10.0
– Need a ~ 2.6 nm thick film of Al₂O₃ to get same capacitance as 1nm thick SiO₂

Manufacturing techniques

- Atomic layer deposition
- Chemical vapor deposition
- Pulsed laser deposition

ition position ition

Atomic Layer Deposition Thin film deposition method

- Layers grown in sequence
- Process steps
 - 2 or more gaseous chemical reactants added to vacuum chamber

 - Purge
 - Repeat same or different reaction step to grow layers

Deposit by chemical reaction on the substrate



High-k gate dielectrics /edited by Michel Houssa, Bristol, England; Philadelphia :IOP Publishing, c2004, pg 18

Atomic Layer Deposition

- Advantages
 - Assuming use enough reactant
 - Allows large area uniformity
- Disadvantages Step-wise growth
 - Deposition rate is slow ~ 100 300 nm/h

 After initial layer deposited on substrate all subsequent reaction steps proceed to completion Film thickness controlled by # rxn steps Can combine multiple chemical reactions

Chemical Vapor Deposition

- Gaseous chemicals reactants added to vacuum chamber
- Rxn takes place in the gas phase
- Rxn product and unused reactants deposit onto heated substrate
- 3 possibilities
 - react with the substrate
 - Diffuse on the substrate Desorb from the substrate
- Purge chamber

Chemical Vapor Deposition



High-k gate dielectrics /edited by Michel Houssa, Bristol, England; Philadelphia :IOP Publishing, c2004, pg 66

Chemical Vapor Deposition

- Advantages
 - Already used in industry Can control deposition rates from 1 to 1000 nm/min
 - Can control composition
- Disadvantages
- Complex chemistry Residual impurities due to by-products of chemicals
- Extra reactants can nucleate to form particles which deposit on the substrate surface
 Effects morphology

Pulsed Laser Deposition

- Heated substrate in vacuum chamber
- Laser is outside chamber
- Source material is vaporized
- Sublimes onto substrate
- Advantages
- Deposition can take place in an oxygen environment High deposition rate

Laser is focused on a source material inside chamber

Can use higher pressures so compounds that are unstable at low pressures can be made into dielectrics

New material properties

- Same defect densities as SiO_2^{-1} • Significant reduction of electron tunneling for high κ dielectic materials of thickness of 1nm as compared to SiO₂
- Thermally and chemically stable
- Chemical stability with respect to SI
 - When depositing high κ dielectric oxide onto silicon, a thin low- κ interfacial layer can form
- 1/C_{total} = 1/C_{low κ} + 1/C_{high κ}
 Equivalent oxide thickness to give same capacitance as SiO₂ increases when interfacial layer present

New material properties

- 3 ranges for new dielectric materials
- Ultra- high-κ (κ>100) Allows thickest dielectric material
 - Field-induced barrier lowering effect problem Dielectric rectangular rather than a film
- Mid-range high -κ (10<κ<100)
 Common materials in CMOS
- Moderate high-κ (4<κ<10)

 Channel potential controlled be gate electrode, source and drain & MOSFET hard to turn off – κ not necessarily high enough to suppress gate leakage current sufficiently compared to potential problems

Series Capacitance а Current Source Cox Current Gate electrode $\overrightarrow{}$ Gate dielectric Drain Channel

• Series Capacitance in MOSFET consists of the Oxide Capacitance C_{ox} and the inversion layer Capacitance C_{inv} Inversion layer capacitance has significant impact on performance of scaled MOSFET



Inversion Capacitance

Reason: The total gate capacitance, which determines the transconductance is reduced by the inversion layer capacitance

 \bullet Ns is the surface carrier concentration and ϕ_{s} is the surface potential

We find that at lower Ns, Cinv is determined by the finite effective density of states and at higher Ns, Cinv is determined quantum mechanically by the finite inversion thickness layer

 We can depict the Inversion layer Capacitance as follows: $C_{inv} = \frac{q \, \partial N_s}{\partial \varphi_s}$

Inversion Capacitance

We can represent the total capacitance as follows:

 if Cox is comparable to Cinv, then Ctot becomes significantly lower than Cox \bullet Since, device scaling rule demands thinner gate oxide, thus resultant larger C_{ox} , the degradation of C_{tot} due to C_{inv} becomes larger with the shrinkage of devices

- IMP: quantitative understanding of Cinv not sufficient
- Ns dependence of Cinv near room temperature not clarified yet



Inversion Capacitance Cinv

- inversion layer thickness
- If the density of states is finite, a finite amount of change in the surface potential is always necessary to increase Ns
- Therefore the Cinv due to finite den follows $C_{inv}^{DOS} = \frac{q \,\partial N_s}{\partial \omega}$

$$\frac{q^{2}}{\partial \varphi_{s}} = \frac{q^{2}}{\partial \varphi_{s}}$$
$$= \frac{q^{2}}{2k_{B}} N_{s}^{+1} \cdot T^{-1}.$$

 Since, location of inversion of inversion layer away from the Si/SiO2 interface, finite inversion layer increases the oxide thickness layer $C_{inv}^{thickness} = \frac{\varepsilon_{\rm Si}}{Z_{inv}}$

One aspect of Cinv is from the finite density of states and other from the





- C_{inv} thickness is independent of temperature and is in proportion to the one-third power of $N_{\mbox{\scriptsize S}}$ Thus, in order to obtain total Cinv,

> $C_{inv}^{-1} = (C_{inv}^{DOS})^{-1} + (C_{inv}^{thickness})^{-1}$

Ns dependence of Cinv

40-4			
10			
		298 K	
10 ⁻⁵		(100)	
10 ⁻⁶	- NIC		34
	113	Tox	4.2
		[nm]	5.8
40-7			8.9
10 1	011		10 ¹²
		Ns	[cm-

- The almost identical curves indicate that Cinv at a same value of Ns should be independent of the oxide thickness
- Mild scattering of value attributed to variation in measured value of Tox
- Cinv increases with an increase in Ns
- With increasing Ns, the Ns dependence of Cinv becomes weaker



Influence of Cinv upon the gate capacitance becomes more severe for lower Ns

Temperature dependence of Cinv



- As the temperature increases, the Cinv in lower Ns regions becomes smaller and the Ns dependency approaches close to linear dependence
 - At higher temperatures, the Cinv is almost inversely proportional to T

	(100)		-
\geq			-
Z			
\geq	254	ĸ	1
	336	K	-
	>374	Κ	
2			10 ¹

Leakage Currents

- created between channel and gate
- As long as the power supply can cope with the additional load due to the leakage current, an inversion layer will still form in the channel and the transistor will function properly
- Even when one or more transistors show a soft breakdown, the circuit
- Even hard breakdown has shown not to cause failure if the leakage current is not too high

When the gate oxide of the MOSFET breaks down, a leakage path is

When gate oxide is ultra thin, the first breakdown is a soft breakdown

may not fail if the circuit can tolerate the reduced performance levels

Current CMOS Design

- Performance and scalability issues are resolved by tweaking the design
- Different techniques are being used to extend the lifetime of the Planar CMOS



CMOS Design basics have not changed

Silicon on Insulator

- Primarily used by AMD and IBM
- Addition of insulator reduces current
- 1940s



leakage and increases switching speed Technology has been around since the

Strained Silicon

- of the limiting factors for the flow of
- If the lattice structure is "deformed" appropriately, we can increase the performance of transistors

Normal electron flow	
Norma	al Silicon Lattice

 The crystal structure of Si lattice is one charge carriers (proposed in early 90s)



Model

 As the Si lattice is "strained" (stretched or compressed), the flow rate of charge





Creating Strained Silicon

 Silicon can be strained with the aid of materials such SiGe





Movie time.

Strained Si Demo

Other Techniques

- Planar transistors are expected to be out of date at the 45 – 32 nm manufacturing level
- A possible replacement for planar transistors is the FinFET (3D Transistors)
- Intel and AMD have proposed the use of Tri-gate transistors

A combination of techniques has saved the CMOS transistor from going extinct







sSOI

Questions?

Q/A

Slide 1

Slide 2

Shrinking Methods

<u>Slide3</u> T

I) Constant Field Scaling

$$I_{0,scaled} = \frac{1}{2} \int_{n}^{M} (\alpha C_{0X}) \left(\frac{W/\alpha}{L/\alpha}\right) \left(\frac{V_{65}}{\alpha} - \frac{V_{TH}}{\alpha}\right)^{2}$$

 $I_{0,scaled} = (I_{0}/\alpha)$

Slide 4

- premature socheration -

Slide 5 In practice, voltage does NOT scale down by sume fuction cause it isn't as ideal as it seems. L: 11-0.251, but VOO: 5-2.5 (VTH: 0.8-0.4) 5 VGS a VTH => subthreshold current significant as device 3720 L. Slideb control of density & location of depart in channel, Fabrication Difficulty: drain, and source becomes difficult as sized. hi È => more carriers confined to narrower region below axide-Si interface => scattering => M Mobility Degradation: Since in practice haven't used ideal constant field scaling => have higher E than conventional MOSFET => small devices have / degradention Slide 7 part of currier charge in channel is VTh Variation . imaged by 3 & D areas => requires lower Vig to create inversion But san't control L (length) accurate => VTh variation. Velocity Saturation: L (1,4 m => V sat VestoV wlosat Ves-Ving Vos Vest SV w/set.

-reduction of gm-

Slide 8

Hot Carrier Effects: lateral
$$\vec{E} \land \Rightarrow \land nstantaneeus velocity & tinetic energyof carriers \Rightarrow hit di atomo as
accelerate to drain \Rightarrow ionization
of drain \Rightarrow ($\vec{e} \Rightarrow absorbed$ by drain
hole $\Rightarrow absorbed$ by subst
 \Rightarrow drain \Rightarrow vot \Rightarrow need to k in order to have some charge density in channel
- hi k material i [? physical thickness
k electrical thickness
k electrical thickness
k electrical thickness
k electrical thickness
f electrical thickness
b electrical thickness
k electrical thickness
h electrical thickness
a bide 10
hi temp doping for drain, source, & poly gate$$