Electrical Engineering and Computer Science

Recent EECS Alums Win ICCAD 2012 Competition

Return to story

The animation below illustrates the process of optimizing a circuit placement (each gate is shown by a blue dot on the right) to avoid routing congestion (shown on the left). Spreading the circuit's gates further apart (red fillers) simplifies wire routing and decreases routing congestion.