EECS 373 Introduction to Embedded System Design

Robert Dick University of Michigan

Lecture 2: Architecture, Assembly, and ABI

16 and 18 January 2024

R0
R1
R2
R3
R4
R5
R6
R 7
R8
R9
R10
R11
R12
R13 (SP)
R14 (LR)
R15 (PC)
xPSR

Review

- Course staff
- Implementation technology trends
- Application trends
- Course structure and grading
- Introduction to debugging

Outline

- ISA
- ABI
- Build process

Major elements of an Instruction Set Architecture

(registers, memory, word size, endianess, conditions, instructions, addressing modes)





Endianness

Little-Endian (default) LSB(yte) is at lower address

	Memory	Value
	Offset	(LSB) (MSB)
	======	=========
uint8_t a = 1;	0x0000	01 02 FF 00
uint8_t b = 2;		
uint16_t c = 255; // 0x00FF		
uint32_t d = 0x12345678;	0x0004	78 56 34 12

- Big-Endian
 - MSB(yte) is at lower address

	Memory	Value
	Offset	(LSB) (MSB)
	=====	==========
uint8_t a = 1;	0x0000	01 02 00 FF
uint8_t b = 2;		
uint16_t c = 255; // 0x00FF		
uint32_t d = 0x12345678;	0x0004	12 34 56 78

Addressing: Big Endian vs. Little Endian (370 slide)

- Endianness: ordering of bytes within a word
 - Little increasing numeric significance with increasing memory addresses
 - Big the opposite, most significant byte first
 - MIPS is big endian, x86 is little endian, ARM supports both (generally little)





Instruction encoding

• Instructions are encoded in machine language opcodes



Assembly example

```
data:
    .byte 0x12, 20, 0x20, -1
func:
    mov r0, #0
    mov r4, #0
    movw r1, #:lower16:data
    movt r1, #:upper16:data
top:
    ldrb r2, [r1],#1
    add r1, r1, #1
    add r4, r4, r2
    add r0, r0, #1
    cmp r0, #4
    bne top
```

Instructions used

- mov
 - Moves data from register or immediate.
 - Or also from shifted register or immediate!
 - the mov assembly instruction maps to a bunch of different encodings!
 - If immediate it might be a 16-bit or 32-bit instruction.
 - Not all values possible
 - why?
- movw
 - Actually an alias to mov.
 - "w" is "wide"
 - hints at 16-bit immediate.

From the ARMv7-M Architecture Reference Manual (posted on the website under references)

Thumb Instruction Details

A6.7.76 MOV (register)

Move (register) copies a value from a register to the destination register. It can optionally update the condition flags based on the value.

En	CO	din	g٦	Γ1	3	AR	Mv	6-N	1 , A	ARM	Mv7	7-M	[If <rd> and <rm> both from R0-R7,</rm></rd>
															otherwise all versions of the Thumb ISA.
MOV	<c></c>	<r< th=""><th>d>,</th><th><rm< th=""><th>></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>If <rd> is the PC, must be outside or last in IT block</rd></th></rm<></th></r<>	d>,	<rm< th=""><th>></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>If <rd> is the PC, must be outside or last in IT block</rd></th></rm<>	>										If <rd> is the PC, must be outside or last in IT block</rd>
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								1							

Rd

d = UInt(D:Rd); m = UInt(Rm); setflags = FALSE; if d == 15 && INITBlock() && !LastINITBlock() then UNPREDICTABLE;

Rm

Encoding T2	All versions of the Thumb ISA.
-------------	--------------------------------

MOVS <Rd>, <Rm> (formerly LSL <Rd>, <Rm>, #0)

Not permitted inside IT block

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0		Rm	i.		Rd	

d = UInt(Rd); m = UInt(Rm); setflags = TRUE; if InITBlock() then UNPREDICTABLE;

Encoding T3 ARMv7-M

0 1 0 0 0 1 1 0 D

MOV{S}<c>.W <Rd>,<Rm>

There are similar entries for move immediate, move shifted (which actually maps to different instructions), etc.

2	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	ŝ
1																															-

1	1	1	0	1	0	1	0	0	1	0	S	1	1	1	1	(0)	0	0	0		Rd	0	0	0	0	Rm	
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----	---	---	---	--	----	---	---	---	---	----	--

d = UInt(Rd); m = UInt(Rm); setflags = (S == '1'); if setflags && (d IN {13,15} || m IN {13,15}) then UNPREDICTABLE; if !setflags && (d == 15 || m == 15 || (d == 13 && m == 13)) then UNPREDICTABLE;

Directives

- #:lower16:data
 - What does that do?
 - Why?

A6.7.78 MOVT

Move Top writes an immediate value to the top halfword of the destination register. It does not affect the contents of the bottom halfword.

Encoding T1 ARMv7-M

MOVT<c> <Rd>,#<imm16>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	i	1	0	1	1	0	0		im	m4		0	iı	mm	3		R	d					im	m8			

d = UInt(Rd); imm16 = imm4:i:imm3:imm8; if d IN {13,15} then UNPREDICTABLE;

Assembler syntax

MOVT<c><q> <Rd>, #<imm16>

where:

<c><q></q></c>	See Standard assembler syntax fields on page A6-7.
<rd></rd>	Specifies the destination register.
<imm16></imm16>	Specifies the immediate value to be written to $\langle Rd \rangle$. It must be in the range 0-65535.

Operation

if ConditionPassed() then
 EncodingSpecificOperations();
 R[d]<31:16> = imm16;
 // R[d]<15:0> unchanged

Exceptions

None.

Loads

- **Idrb** Load register byte
 - Note this takes an 8-bit value and moves it into a 32-bit location!
 - Zeros out the top 24 bits.
- **Idrsb** Load register signed byte
 - Note this also takes an 8-bit value and moves it into a 32bit location!
 - Uses sign extension for the top 24 bits.
 - Why? Two's complement makes math efficient.
 - -1 \rightarrow 00000001 \rightarrow 11111110 \rightarrow 11111111
 - Would otherwise become 255.

Addressing modes

- Offset addressing
 - Offset is added or subtracted from base register
 - Result used as effective address for memory access
 - [<Rn>, <offset>]
- Pre-indexed addressing
 - Offset is applied to base register
 - Result used as effective address for memory access
 - Result written back into base register
 - [<Rn>, <offset>]!
- Post-indexed addressing
 - The address from the base register is used as the EA
 - The offset is applied to the base and then written back
 - [<Rn>], <offset>

What does the program _do_?

```
data:
    .byte 0x12, 20, 0x20, -1
func:
   mov r0, #0
    mov r4, #0
    movw r1, #:lower16:data
    movt r1, #:upper16:data
top:
    ldrb r2, [r1],#1
    add r4, r4, r2
    add r0, r0, #1
    cmp r0, #4
    bne top
```

An ISA defines the hardware/software interface

- A contract between architects and programmers
- Register set
- Instruction set
 - Addressing modes
 - Word size
 - Data formats
 - Operating modes
 - Condition codes
- Calling conventions
 - Really not part of the ISA (usually)
 - Rather part of the ABI
 - But the ISA often provides meaningful support.

ARM architecture roadmap



ARM7TDMI ARM922T

Thumb instruction set



ARM926EJ-S ARM946E-S ARM966E-S

Improved ARM/Thumb Interworking

DSP instructions

Extensions:

Jazelle (5TEJ)



ARM1136JF-S ARM1176JZF-S ARM11 MPCore

SIMD Instructions

Unaligned data support

Extensions: Thumb-2 (6T2) TrustZone (6Z)

Multicore (6K)



Cortex-A8/R4/M3/M1 Thumb-2 Extensions: v7A (applications) – NEON v7R (real time) – HW Divide

V7M (microcontroller) – HW Divide and Thumb-2 only

How to read the ARM ARM

- Skim pages 1-84.
- Read pages 85-154.
- Refer to pages 154-end.

A quick comment on the ISA: From: ARMv7-M Architecture Reference Manual

A4.1 About the instruction set

ARMv7-M supports a large number of 32-bit instructions that were introduced as Thumb-2 technology into the Thumb instruction set. Much of the functionality available is identical to the ARM instruction set supported alongside the Thumb instruction set in ARMv6T2 and other ARMv7 profiles. This chapter describes the functionality available in the ARMv7-M Thumb instruction set, and the *Unified Assembler Language* (UAL) that can be assembled to either the Thumb or ARM instruction sets.

Thumb instructions are either 16-bit or 32-bit, and are aligned on a two-byte boundary. 16-bit and 32-bit instructions can be intermixed freely. Many common operations are most efficiently executed using 16-bit instructions. However:

- Most 16-bit instructions can only access eight of the general purpose registers, R0-R7. These are known as the low registers. A small number of 16-bit instructions can access the high registers, R8-R15.
- Many operations that would require two or more 16-bit instructions can be more efficiently executed with a single 32-bit instruction.

The ARM and Thumb instruction sets are designed to *interwork* freely. Because ARMv7-M only supports Thumb instructions, interworking instructions in ARMv7-M must only reference Thumb state execution, see *ARMv7-M and interworking support* for more details.

In addition, see:

- Chapter A5 *Thumb Instruction Set Encoding* for encoding details of the Thumb instruction set
- Chapter A6 *Thumb Instruction Details* for detailed descriptions of the instructions.

ARM Cortex-M3 ISA

Instruction Set

ADD Rd, Rn, <op2>

Branching Data processing Load/Store Exceptions Miscellaneous

Register Set R0 R1 R2 R3 R4 R5 R6 R7 **R8 R**9 **R10** R11 R12 R13 (SP) R14 (LR) R15 (PC) **x**PSR 32-bits Endianess

Address Space



Registers



Address space



Instruction encoding: ADD immediate

Encoding T1 All versions of the Thumb ISA.

ADDS <Rd>,<Rn>,#<imm3>

ADD<c> <Rd>,<Rn>,#<imm3>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	1	1	1	0	iı	nm	3		Rn			Rd		

Encoding T2 All versions of the Thumb ISA. ADDS <Rdn>,#<imm8> ADD<c> <Rdn>,#<imm8>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	0]	Rđr	1				im	m8			

Encoding T3 ARMv7-M ADD{S}<c>.W <Rd>, <Rn>,#<const>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	.14	13	12	.11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	i	0	1	0	0	0	s		R	նո		0	i	mn	13		R	d					im	m8			

Encoding T4 ARMv7-M

ADDW<c> <Rd>,<Rn>,#<imm12>

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 1	1	1	0	i	1	0	0	0	0	0	Rn	0	imm3	Rđ	imm8
-----	---	---	---	---	---	---	---	---	---	---	----	---	------	----	------

A6.7.3 ADD (immediate)

This instruction adds an immediate value to a register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

Encoding T1 All versions of the Thumb ISA. ADDS <Rd>, <Rn>, #<imm3> Outside IT block. ADD<c> <Rd>,<Rn>,#<imm3> Inside IT block. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 1 1 1 0 imm3 Rd Rn d = UInt(Rd); n = UInt(Rn); setflags = !InITBlock(); imm32 = ZeroExtend(imm3, 32); Encoding T2 All versions of the Thumb ISA. ADDS <Rdn>,#<imm8> Outside IT block. ADD<c> <Rdn>,#<imm8> Inside IT block. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 1 1 0 Rdn imm8

d = UInt(Rdn); n = UInt(Rdn); setflags = !InITBlock(); imm32 = ZeroExtend(imm8, 32);

Encoding T3 ARMv7-M

ADD{S}<c>.W <Rd>,<Rn>,#<const>

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	1	1	1	1	0	i	0	1	0	0	0	S		R	n		0	ir	nm	3		R	d					im	m8			

if Rd == '1111' && S == '1' then SEE CMN (immediate); if Rn == '1101' then SEE ADD (SP plus immediate); d = UInt(Rd); n = UInt(Rn); setflags = (S == '1'); imm32 = ThumbExpandImm(i:imm3:imm8); if d IN {13,15} || n == 15 then UNPREDICTABLE;

Encoding T4 ARMv7-M

ADDW<c> <Rd>, <Rn>, #<imm12>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	i	1	0	0	0	0	0		R	n		0	iı	mm	3		R	d					im	m8			

if Rn == '1111' then SEE ADR; if Rn == '1101' then SEE ADD (SP plus immediate); d = UInt(Rd); n = UInt(Rn); setflags = FALSE; imm32 = ZeroExtend(i:imm3:imm8, 32); if d IN {13,15} then UNPREDICTABLE;

Branch

Table A4-1 Branch instructions

Instruction	Usage	Range
<i>B</i> on page A6-40	Branch to target address	+/-1 MB
CBNZ, CBZ on page A6-52	Compare and Branch on Nonzero, Compare and Branch on Zero	0-126 B
BL on page A6-49	Call a subroutine	+/16 MB
BLX (register) on page A6-50	Call a subroutine, optionally change instruction set	Any
BX on page A6-51	Branch to target address, change instruction set	Any
TBB, TBH on page A6-258	Table Branch (byte offsets)	0-510 B
	Table Branch (halfword offsets)	0-131070 B

Data processing instructions

Table A4-2 Standard data-processing instructions

Mnemonic	Instruction	Notes
ADC	Add with Carry	.ā.
ADD	Add	Thumb permits use of a modified immediate constant or a zero-extended 12-bit immediate constant.
ADR	Form PC-relative Address	First operand is the PC. Second operand is an immediate constant. Thumb supports a zero-extended 12-bit immediate constant. Operation is an addition or a subtraction.
AND	Bitwise AND	-
BIC	Bitwise Bit Clear	-
CMN	Compare Negative	Sets flags. Like ADD but with no destination register.
СМР	Compare	Sets flags. Like SUB but with no destination register.
EOR	Bitwise Exclusive OR	
MOV	Copies operand to destination	Has only one operand, with the same options as the second operand in most of these instructions. If the operand is a shifted register, the instruction is an LSL, LSR, ASR, or ROR instruction instead. See <i>Shift instructions</i> on page A4-10 for details.
		Thumb permits use of a modified immediate constant or a zero-extended 16-bit immediate constant.
MVN	Bitwise NOT	Has only one operand, with the same options as the second operand in most of these instructions.
	Dituine OD NOT	

Many more!

Load/store instructions

Table A4-10 Load and store instructions

Data type	Load	Store	Load unprivileged	Store unprivileged	Load exclusive	Store exclusive
32-bit word	LDR	STR	LDRT	STRT	LDREX	STREX
16-bit halfword	-	STRH	-	STRHT	-	STREXH
16-bit unsigned halfword	LDRH	-	LDRHT	-	LDREXH	<u>20</u>
16-bit signed halfword	LDRSH	-	LDRSHT	-	-	-
8-bit byte	-	STRB	-	STRBT	-	STREXB
8-bit unsigned byte	LDRB	-	LDRBT	-	LDREXB	-
8-bit signed byte	LDRSB	-	LDRSBT	-	-	-
two 32-bit words	LDRD	STRD	-	-	- 3	_0

Miscellaneous instructions

Table A4-12 Miscellaneous instructions

Instruction	See
Clear Exclusive	CLREX on page A6-56
Debug hint	DBG on page A6-67
Data Memory Barrier	DMB on page A6-68
Data Synchronization Barrier	DSB on page A6-70
Instruction Synchronization Barrier	ISB on page A6-76
If Then (makes following instructions conditional)	IT on page A6-78
No Operation	NOP on page A6-167
Preload Data	PLD, PLDW (immediate) on page A6-176
	PLD (register) on page A6-180
Preload Instruction	PLI (immediate, literal) on page A6-182
	PLI (register) on page A6-184
Send Event	SEV on page A6-212
Supervisor Call	SVC (formerly SWI) on page A6-252
Wait for Event	WFE on page A6-276
Wait for Interrupt	WFI on page A6-277
Yield	YIELD on page A6-278

Addressing Modes (again)

- Offset Addressing
 - Offset is added or subtracted from base register
 - Result used as effective address for memory access
 - [<Rn>, <offset>]
- Pre-indexed Addressing
 - Offset is applied to base register
 - Result used as effective address for memory access
 - Result written back into base register
 - [<Rn>, <offset>]!
- Post-indexed Addressing
 - The address from the base register is used as the EA
 - The offset is applied to the base and then written back
 - [<Rn>], <offset>

<offset> options

- An immediate constant
 - #10
- An index register
 - <Rm>
- A shifted index register
 - <Rm>, LSL #<shift>
- Lots of weird options...

A5.3.2 Modified immediate constants in Thumb instructions

15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				i												iı	mm	3					a	b	c	d	e	f	g	h

Table A5-11 shows the range of modified immediate constants available in Thumb data processing instructions, and how they are encoded in the a, b, c, d, e, f, g, h, i, and imm3 fields in the instruction.

Table A5-11 Encoding of modified immediates in Thumb data-processing instructions

i:imm3:a	<const> ^a</const>
0000x	00000000 00000000 00000000 abcdefgh
0001x	00000000 abcdefgh 00000000 abcdefgh $^{\mathrm{b}}$
0010x	abcdefgh 00000000 abcdefgh 00000000 $^{\rm b}$
0011x	abcdefgh abcdefgh abcdefgh abcdefgh $^{\mathrm{b}}$
01000	1bcdefgh 00000000 00000000 00000000
01001	01bcdefg h0000000 00000000 00000000
01010	001bcdef gh000000 00000000 00000000
01011	0001bcde fgh00000 00000000 00000000
÷	. 8-bit values shifted to other positions
8	
11101	00000000 00000000 000001bc defgh000
11110	00000000 00000000 0000001b cdefgh00
11111	00000000 00000000 00000001 bcdefgh0

a. In this table, the immediate constant value is shown in binary form, to relate **abcdefgh** to the encoding diagram. In assembly syntax, the immediate value is specified in the usual way (a decimal number by default).

b. UNPREDICTABLE if abcdefgh == 00000000.

Application Program Status Register (APSR)

A2.3.2 The Application Program Status Register (APSR)

Program status is reported in the 32-bit Application Program Status Register (APSR), where the defined bits break down into a set of flags as follows:

31	30	29	28	27	26	0
N	Z	С	v	Q	RESERVED	

APSR bit fields are in the following two categories:

- Reserved bits are allocated to system features or are available for future expansion. Further information on currently allocated reserved bits is available in *The special-purpose program status registers (xPSR)* on page B1-8. Application level software must ignore values read from reserved bits, and preserve their value on a write. The bits are defined as UNK/SBZP.
- Flags that can be set by many instructions:
 - **N**, bit [31] Negative condition code flag. Set to bit [31] of the result of the instruction. If the result is regarded as a two's complement signed integer, then N == 1 if the result is negative and N = 0 if it is positive or zero.
 - **Z**, bit [30] Zero condition code flag. Set to 1 if the result of the instruction is zero, and to 0 otherwise. A result of zero often indicates an equal result from a comparison.
 - **C**, **bit** [29] Carry condition code flag. Set to 1 if the instruction results in a carry condition, for example an unsigned overflow on an addition.
 - **V, bit [28]** Overflow condition code flag. Set to 1 if the instruction results in an overflow condition, for example a signed overflow on an addition.
 - **Q**, **bit [27]** Set to 1 if an SSAT or USAT instruction changes (saturates) the input value for the signed or unsigned range of the result.

Updating the APSR

- SUB Rx, Ry
 - Rx = Rx Ry
 - APSR unchanged
- SUBS
 - Rx = Rx Ry
 - APSR N, Z, C, V updated
- ADD Rx, Ry
 - Rx = Rx + Ry
 - APSR unchanged
- ADDS
 - Rx = Rx + Ry
 - APSR N, Z, C, V updated

Overflow and carry in APSR

unsigned_sum = UInt(x) + UInt(y) + UInt(carry_in);

signed_sum = SInt(x) + SInt(y) + UInt(carry_in);

result = unsigned_sum<N-1:0>; // == signed_sum<N-1:0>

carry_out = if UInt(result) == unsigned_sum then '0' else '1';

overflow = if SInt(result) == signed_sum then '0' else '1';

Conditional execution: append to many instructions for conditional execution

Table A6-1 Condition codes

cond	Mnemonic extension	Meaning (integer)	Meaning (floating-point) ^{ab}	Condition flags
0000	EQ	Equal	Equal	Z == 1
0001	NE	Not equal	Not equal, or unordered	Z == 0
0010	CS c	Carry set	Greater than, equal, or unordered	C == 1
0011	CC d	Carry clear	Less than	C == 0
0100	MI	Minus, negative	Less than	N == 1
0101	PL	Plus, positive or zero	Greater than, equal, or unordered	N == 0
0110	VS	Overflow	Unordered	V == 1
0111	VC	No overflow	Not unordered	V == 0
1000	HI	Unsigned higher	Greater than, or unordered	C == 1 and $Z == 0$
1001	LS	Unsigned lower or same	Less than or equal	C == 0 or Z == 1
1010	GE	Signed greater than or equal	Greater than or equal	N == V
1011	LT	Signed less than	Less than, or unordered	N != V
1100	GT	Signed greater than	Greater than	Z == 0 and $N == V$
1101	LE	Signed less than or equal	Less than, equal, or unordered	Z == 1 or N != V
1110	None (AL) e	Always (unconditional)	Always (unconditional)	Any

a. Unordered means at least one NaN operand.

b. ARMv7-M does not currently support floating point instructions. This column can be ignored.

c. HS (unsigned higher or same) is a synonym for CS.

d. L0 (unsigned lower) is a synonym for CC.

e. AL is an optional mnemonic extension for always, except in IT instructions. See IT on page A6-78 for details.

The ARM architecture "books" for this class



The ARM software tools "books" for this class

Sourcery G++ Lite ARM EABI Sourcery G++ Lite 2010q1-188 Getting Started	Using as The core Assentidar (Sourcey G+1 Like 2010q1-188) Venior 2 19.51	Using the GNU Compiler Collection For our wasian 4.41 (Sourcery G+1 Line 2010pl-188)
CODESOURCERY	The Free Software Foundation Inc. thasks The Nice Computer Company of Australia for loaning Data Elsaner to write the free (Vax) works of at for Project CML. The proprieton, management and staff of TNCCA thank FSF for distracting the boss while they got some work does. Dean Elsner, Jay Fenlason & friends	Richard M. Stallman and the GCC Developer Community
The GNU linker (Sourcey G+1 Liz 2006) 105 Version 2 1951	The GNU Binary Utilities (Sourcey G++ Lite 2004, 188) Version 2.19.61 April 200	Debugging with GDB The CNU Nourse-Level Debugger Nucli Edition, for CDB weising 72.0.5201002(38-ves (Sourcery G+t Like 2010)(1-188)
Sueve Chamberlain Ian Lance Devior	Roland H. Pesch Jeffrey M. Osler Cygnus Support	Richard Stallman, Roland Pesch, Stan Shebs, et al.

Outline

- Embedded system
- ISA
- ABI
- Build process

Need conventions for processor, compilers, linkers, and programmers to work in concert.

ABI summary

Detailed version

- Pass: r0-r3
- Return: r0 or r0-r1
- Callee saved variables: r4-r8, r11, maybe r9, r10
- Static base: r9 (might offset from this to write)
- Stack limit checking: r10 (SP >= r10)
- Veneers, scratch: r12 (lillypad)
- Stack pointer: r13
- Link register (function call return address): r14
- Program counter: r15

Simple version

- Callee preserves r4-r11 and r13
- Caller preserves r0-r3

ABI details

- A subroutine must preserve the contents of the registers r4-r8, r11, maybe r9-r10
- Arguments are passed though r0 to r3
 - If you need more, we put a pointer into memory in one of the registers.
- Return value is placed in r0 or r0-r1
- Allocate space on stack as needed. Use it as needed.
 - Reset stack pointer when done
 - Word align

Outline

- Embedded system
- ISA
- ABI
- Build process

An ARM assembly language program for GNU

```
.equ STACK_TOP, 0x20000800
.text
.syntax unified
.thumb
.global start
.type start, %function
_start:
        .word STACK_TOP, start
start:
        movs r0, #10
        movs r1, #0
loop:
        adds r1, r0
        subs r0, #1
        bne loop
deadloop:
             deadloop
        b
        .end
```

A simple Makefile

all:

arm-none-eabi-as -mcpu=cortex-m3 -mthumb example1.s -o example1.o arm-none-eabi-ld -Ttext 0x0 -o example1.out example1.o arm-none-eabi-objcopy -Obinary example1.out example.bin arm-none-eabi-objdump -S example1.out > example1.list

An ARM assembly language program for GNU

0x200008	.equ 300	STACK	_TOP,
	.text		
	.syntax	unifie	d
	.thumb		
	.global	_start	
	.type	start,	%function
_start:			
	.word	STACK_	TOP, start
start:			
	movs r0,	, #10	
	movs r1,	, #0	

loop:

Disassembled object code

example1.out: file format elf32-littlearm

Disassembly of section .text:

00000000 <_start>:

0:	20000800	.word	0x20000800
4:	0000000 <mark>0</mark>	.word	0x000000000

00000008 <start>:

8:	200a	movs	r0, #10
a:	2100	movs	r1, #0

000000c <loop>:

с:	1809	adds	r1,	r1,	r0
e:	3801	subs	r0,	#1	
10:	d1fc	bne.n c	<loop< td=""><td>)></td><td></td></loop<>)>	

00000012 <deadloop>:

12: e7te b.n 12 <deadlo< th=""></deadlo<>

How does an assembly language program get turned into a executable program image?



What are the real GNU executable names for the ARM?

- Just add the prefix "arm-none-eabi-" prefix
- Assembler (as)
 - arm-none-eabi-as
- Linker (Id)
 - arm-none-eabi-ld
- Object copy (objcopy)
 - arm-none-eabi-objcopy
- Object dump (objdump)
 - arm-none-eabi-objdump
- C Compiler (gcc)
 - arm-none-eabi-gcc
- C++ Compiler (g++)
 - arm-none-eabi-g++

A simple (hardcoded) Makefile example

all:

arm-none-eabi-as -mcpu=cortex-m3 -mthumb example1.s -o example1.o
arm-none-eabi-ld -Ttext 0x0 -o example1.out example1.o
arm-none-eabi-objcopy -Obinary example1.out example1.bin
arm-none-eabi-objdump -S example1.out > example1.lst

What information does the disassembled file provide?

all:

arm-none-eabi-as -mcpu=cortex-m3 -mthumb example1.s -o example1.o
arm-none-eabi-ld -Ttext 0x0 -o example1.out example1.o
arm-none-eabi-objcopy -Obinary example1.out example1.bin
arm-none-eabi-objdump -S example1.out > example1.lst

	.equ .text	STACK_TOP, 0x20000800	example1	.out: fi	le format	elf32-littlearm
	.syntax .thumb	unified	Disassem	bly of section	on .text:	
	.global	_start	0000000	<_start>:		
	.type	start, %function	0:	20000800	.word	0x20000800
			4:	00000000	.word	0x00000000
_start:						
_	.word	STACK_TOP, start	0000008	<start>:</start>		
start:		—	8:	200a	movs	r0, #10
	movs r0, #	10	a:	2100	movs	r1, #0
	movs r1, #	ŧ0				
loop:			000000c	<loop>:</loop>		
	adds r1, r	0	c:	1809	adds	r1, r1, r0
	subs r0, #	1	e:	3801	subs	r0, #1
	bne loop		10:	d1fc	bne.n	c <loop></loop>
deadloop:						
	b dead]	oop	00000012	<pre><deadloop>:</deadloop></pre>		
	.end		12: <deadloo< td=""><td>e7fe p></td><td>b.n</td><td>12</td></deadloo<>	e7fe p>	b.n	12

Elements of assembly language program?

```
STACK_TOP, 0x20000800 /* Equates symbol to value */
        .equ
                                       /* Tells AS to assemble region */
        .text
        .syntax unified
                                       /* Means language is ARM UAL */
        .thumb
                                       /* Means ARM ISA is Thumb */
                                       /* .global exposes symbol
        .global start
                                       start label is the beginning
                                       of the program region */
        .type start, %function
                                       /* Specifies start is a function
                                       start label is reset handler */
start:
        .word
                STACK TOP, start
                                       /* Inserts word 0x20000800
                                        Inserts word (start) */
start:
        movs r0, #10
        movs r1, #0
loop:
        adds r1, r0
        subs r0, #1
        bne loop
deadloop:
             deadloop
        b
        .end
```

How are assembly files assembled?

- \$ arm-none-eabi-as
 - Useful options
 - -mcpu
 - -mthumb
 - -0

\$ arm-none-eabi-as -mcpu=cortex-m3 -mthumb example1.s -o example1.o

How does a mixed C/Assembly program get turned into a executable program image?



Register	Synonym	Special	Role in the procedure call standard
r15		PC	The Program Counter.
r14		LR	The Link Register.
r13		SP	The Stack Pointer.
r12		IP	The Intra-Procedure-call scratch register.
r11	v8		Variable-register 8.
r10	v7		Variable-register 7.
r9		v6 SB TR	Platform register. The meaning of this register is defined by the platform standard.
r8	v5		Variable-register 5.
r7	v4		Variable register 4.
r6	٧3		Variable register 3.
r5	v2		Variable register 2.
r4	v1		Variable register 1.
r3	a4		Argument / scratch register 4.
r2	a3		Argument / scratch register 3.
r1	a2		Argument / result / scratch register 2.
rO	a1		Argument / result / scratch register 1.

the second second

Done.