Dynamic Modeling of Logic Gate Circuits

by

Karem A. Sakallah

CSE-TR-253-95

Computer Science and Engineering Division

Room 3402 EECS Building

UNIVERSITY OF MICHIGAN

Department of Electrical Engineering and Computer Science Ann Arbor, Michigan 48109-2122 USA

