Early Design Cycle Timing Simulation of Caches

by

Edward S. Tam

CSE-TR-317-96

Computer Science and Engineering Division

Room 3402 EECS Building

UNIVERSITY OF MICHIGAN

Department of Electrical Engineering and Computer Science Ann Arbor, Michigan 48109-2122 USA

