

Transistor Level Micro Placement and Routing for Two Dimensional Digital VLSI Cell Synthesis

by

Michael A. Riepe, Karem A. Sakallah

CSE-TR-364-98

Computer Science and Engineering Division

Room 3402 EECS Building

UNIVERSITY OF MICHIGAN

Department of Electrical Engineering and Computer Science

Ann Arbor, Michigan 48109-2122

USA

