Performance Limits of Trace Caches

by Matt Postiff, Gary Tyson, Trevor Mudge CSE-TR-373-98

Computer Science and Engineering Division

Room 3402 EECS Building

UNIVERSITY OF MICHIGAN

Department of Electrical Engineering and Computer Science Ann Arbor, Michigan 48109-2122 USA

