PerformanceLimitsofTraceCaches

MattPostiff,GaryTyson,andTrevorMudge AdvancedComputerArchitectureLaboratory,EECSDepartment UniversityofMichigan AnnArbor,MI48109-2122 {postiffm,tyson,tnm}@eecs.umich.edu

September8,1998

Abstract

Agrowingnumberofstudieshaveexplored the use of trace caches a same chanism to increase instruction fetch bandwidth. The trace cache is a memory structure that stores statically noncontiguous but dynamically adjacent instructions incontiguous memory locations. When coupled with an aggressive trace or multiple branch predictor, it can fetch multiple basic blocks per cycle using a single-ported caches tructure. This paper compares trace cache performance to the theoretical limit of a three-block fetch mechanisme quivalent to an idealized 3-ported instruction cache with a perfect alignment network. Several new metrics are defined to formalize analysis of the trace cache. These include fragmentation, duplication, indexability, and efficiency metrics. We show that performance is more limited by branch mispredictions than ability to fetch multiple blocks per cycle. As branch prediction improves, high duplication and the resulting low efficiency are shown to be among the reasons that the trace cache does not reach its upper bound. Based on the short coming soft he trace cache discovered in this paper, we identify some potential future research areas.

1.Introduction

Instructionsupplyisakeyelementintheperformanceofcurrentsuperscalarprocessors. Becauseofthelargenumberofbranchinstructionsinthetypicalinstructionstreamandthesmall sizeofbasicblocks,fetchingthroughmultiplebranchespercycleiscriticaltohighperformance processors.Traditionalinstructioncachedesignscannotfetchpastmultiplebranchespercycle, and inparticularthroughmultipletakenbranchespercycle.

Thetracecachefetchmechanismisasolutiontotheproblemoffetchingpastmultiple branchesinasinglecycle.Itstoresdynamicallyadjacentinstructionsinacontiguousmemory blockandcandosowithinterveningbranchinstructions.Whenitiscoupledwithamultiplebranchpredictor,itcanprovideahigh-bandwidthmechanismtofetchmultiplebasicblocksper cycle.

Thispaperpresents a study of the limits of trace cache performance and from where the limits arise. The goal is not to compare the trace cache against other competing mechanisms or to introduce any new features, but to study where current trace cache configurations can improve.

The contributions of this study are:

- anexaminationofthelimitoftracecacheperformancebasedonanidealized3blockfetchmechanismthatismodeledbya3-portedinstructioncachewitha perfectinstructionalignmentnetwork;
- definition of several metrics to aid in analysis of tracecache performance;
- studyofthesourcesandextentoftracecacheinefficiency;
- quantifybranchmispredictionsasbeingamajorcauseoflowtracecacheperformance;and
- identificationofnewresearchopportunities.

The rest of this paper is organized as follows. Section 2 describes previous work and the basic trace cache fetch mechanism. Section 3 introduces several metrics that we use to evaluate the trace cache. Section 4 provides information no ursimulation environment, and Section 5 evaluates the limits of trace cache performance. Section 6 extends the results of Section 5 by evaluating trace cache performance interms of the metrics introduced in Section 3. Section 7 concludes.

2.RelatedWorkandtheTraceCacheFetchMechanism

Manycachingtechniqueshavebeenproposedtoenhanceinstructionfetchinsuperscalar processors. The fillunit assembles multiple instructions from a single basic block for single-cycle issue to awide-issue processor [2][4][5]. The fillunitin [2] is a post-decode cache for CISC instructions which contains partially renamed groups of micro-operations. It was primarily intended as a mechanism to allow a large number of micro-operations to be executed concurrently on an out-of-order processor. In conjunction with the decoded instruction cache, this model reduces both the decoding and dependencychecking necessary in the critical execution path. The fill unit of [4] is designed to eliminate complex dependencychecking logic in the processor's critical path by assembling instructions into VLIW format and caching the result in a separate shadow cache. The work in [5] is an extension for superscalar processors with complex decoding requirements.

More recently, several fetchmechanisms have been proposed to reduce the impact of branches in the instruction stream. The collapsing buffer [7] relies on multiple accesses to a branch target buffer to produce the addresses needed for fetching multiple basic blocks in a single



Figure 1: A fetchengine with a tracecache. The fill unit can be filled speculatively, as shown in the diagram, or with traces formed from retired instructions. Lines that cross are

cycle. Thebranchaddresscache[3]requires a highly interleaved instruction cache to support multiple accesses percycle. The trace cache is an extension of the fill unit and loop/trace buffer [1] that attempts to collect noncontiguous basic blocks from the dynamic instructions tream into a single contiguous cache memory location [6] [8] [9] [10] [11] [12]. The trace cache is compared to several of the previous proposals in [8].

AdiagramofthetracecachefetchmechanismisshowninFigure1.Thebranchpredictor iseitheramultiplebranchpredictor[10]oratracepredictor[12].Thefillunitcollectsbasic blocksandbuildstracesforstorageinthetracecache.Itmergesseveralbasicblocksintoasingle tracewhereasearlierfillunitsstoppedatthefirstbranchinstruction.Thetracecacheisbackedup byaconventionalinstructioncacheinthecaseofatracemiss.

The fetchenginesimultaneously presents an address to the trace cache, the conventional instruction cache, and the branch prediction unit. If the trace cache contains a trace starting at the address that also agrees with the branch prediction information, the trace cache signals a *hit* and returns the trace. If the trace cache contains a trace at the address, but the branch prediction information does not completely agree, a *partial hit* is indicated. Instruction cache accesses occurin parallel with the trace cache; this of course, need not be the case if a power-saving sisrequired.

If the trace cache does not contain a trace beginning at the specified address, it signals a *miss*. The instruction cache then supplies the line containing the requested address to the execution engine and the fill unit. The fill unit begins building an ewtrace.

Thetracecachefillunitcontinuestoreceiveinstructionsuntiloneofthetracetermination conditionsismet. Thetrace *terminationpolicy* ¹ determines when trace construction is completed. Consistent with previous studies, a trace is terminated under any of the following conditions: 16 instructions; or 3 basic blocks; or a trap, return, or other indirect jumpor serial izing instruction.

^{1.} Alsocalled traceselection or tracefinalizationpolicy.

3.TraceCacheMetrics

Inadditiontothecommonmetricsof *hitrate* and *IPC*, we use other metrics to help us analyze the trace cache. These are *fragmentation*, instruction *duplication*, *efficiency*, *indexability*, and *retirementrate*. Since performance is the reason for having a trace cache in the first place, IPC must be the metric of choice indetermining the best configuration, assuming no degradation incycle time. Fragmentation, duplication, efficiency and indexability are used to analyze why various configurations perform as they do. The remainder of this section defines and explains these metrics.

3.1.HitRate

The hitratemetric measures the effectiveness of the trace cache in providing instructions to the frontend of the processor. It is important to note whether the trace cache hitrate is computed using accesses and hits only on the correct execution path or if it is computed without regard to the right or wrong execution path. That is:

$$Correctpathhitrate = \frac{\#hitsorpartialhitsoncorrectexecutionpath}{\#accessesoncorrectexecutionpath}$$
(EQ.1)
Allpathhitrate =
$$\frac{\#hitsorpartialhitsonrightorwrongpath}{\#accessesonrightorwrongpath}$$
(EQ.2)

Therecanbeasignificant difference between these two metrics because of branch prediction accuracy and processor pipeline width and depth. While we recognize this discrepancy in the two ways of measuring hitrate, we will always show the correct path hitrate. It is generally higher than the all-path hitrate which makes no distinction between correct and incorrect execution path.

3.2.Fragmentation

 $\label{eq:likelihood} Likelihtrate, fragmentation indicates how efficiently the trace cache stores instructions. Fragmentation is a measure of storage utilization which describes the portion of the trace cache that is unused because of traces shorter than 16 instructions. It is essentially wasted storage. Fragmentation is related directly to the trace selection policy. More conservative traces election results in shorter traces, and thus high erfragmentation. Roten berg [12] showed that average trace length was reduced by about 20 percent when back ward branch and call instructions were added to the trace termination conditions.$

Duringaparticular clock cycle, fragmentation is the ratio of empty instructions lots to total instructions lots. Average fragmentation is computed by summing the fragmentation values for each cycle and dividing by the number of cycles. A higher value for fragmentation indicates a less efficient trace cache; a conventional cache has no fragmentation.

3.3.Duplication

Anothermeasureofinstructionfetchcapabilityisduplication.Duplicationisameasureof howefficientlythe"un-fragmented"storageinthetracecacheisused.Duplicationisaconse-quenceofthemethodofindexingthetracecacheandisreallyanintendedsideeffect.Inacon-ventionalinstructioncache,aparticularinstructioncanonlyappearoncebecauseonlythe instructionaddressisusedtoindexthecache.Inatracecache,theinstructionaddressalongwith branchpredictioninformationisusedasanindex,soagivenblockmaybeginatraceandalso appearasaninteriormemberofmanytracesinthetracecache.

Codeduplicationinthetracecacheoccursbecauseaprogramrevisitsasectionofcode.It maybethatconditionalbranchinstructionsinthecodetakedifferentdirectionseachtimetheyare executed,ascanbethecasewithif-then-elseconstructs.Insuchcases,duplicationisduetothe multipleinclusionofforkandjoinpointsinthecontrolflowgraph.ThisisillustratedinFigure 2(A).Duplicationofthistypeiscalled *fanoutredundancy* [13].

 $\label{eq:linear} Duplication may also occur be cause of aloop whose length is not an integer multiple of the maximum trace cache lines ize. This case is illustrated in Figure 2(B). Duplication of this kind is called$ *shift redundancy*[13]. If N is the number of instructions that can fit in the trace cache line, aloop of Linstructions will result in N/GCD(L,N) trace lines. In the case where a loop has one more instruction than the trace cache line can hold (i.e. GCD(L,N)=1), each instruction will be stored N times, and the trace cache will be swamped with N similar (shifted) trace lines. We use the formula

$$duplication = \frac{()otalinstructionsumiqueinstructions}{totalinstructions}$$
(EQ.3)

to capture this information. As with fragmentation, the value we report is an average across the benchmark cycle count. A higher duplication indicates lower utilization of the trace cache.

Aconventional cache has no duplication, though a cache hierarchymay exhibit duplication due to cache inclusion. Duplication in the trace cache is more serious than inclusion-duplication because the duplicates appearing is memory structure instead of a cross several levels of memory structures. Since the memory structure must be larger than if it held no duplicates, the access time of the structure is increased.

3.4.Efficiency



Figure 2: Causes of duplication in the trace cache. (A) illustrates duplication due to conditional branches, while (B) shows duplication due to a backward (loop) branch.

to be the single number that wraps this information together. Efficiency represents the fraction of the whole trace cache that is actually storing unique instructions as opposed to simply (1-duplication), which measures the fraction of the utilized trace cache that stores duplicate instructions.

For a conventional instruction cache, the duplication is zero and the fragmentation in the steady state is zero. There is no internal fragmentation of cache lines, but some cache lines could be unused. Therefore, the efficiency of the instruction cache is 1. Figure 3 shows an example.

A1	A2	A3	A4	A5	B1	B2	B3	B4	B5					
E1	E2	F1	F2	F3	F4	G1	G2	G3	G4	G5	G6			
C1	C2	C3	B1	B2	B3	B4	B5							
D1	D2	D3	D4	D5	E1	E2	G1	G2	G3	G4	G5	G6		

Figure 3: A4-entry tracecache with fragmentation = (6+4+8+3)/(4*16) = 33% The duplication in this example is (43-30)/(10+12+8+13) = 30% since there are 43 total instructions and 30 unique instructions in the tracecache. The efficiency is (1-30)/(10+12+8+13) = 30% since the tracecache is the tracecache.

3.5.Indexability

Indexabilityprovides information about the presence of traces even if they do not start a traceline. Since trace look up is an chored at the address that starts the traceline, amiss may occur because it is not possible to directly access interior blocks. In this case, the trace cache performs worse than an idealized three-ported instruction cache with perfect alignment mechanism.

Specifically, we define indexability to be a miss rate that indicates how often a trace starting address is simply not in the trace cache at all, even at an interior block. When an address is requested from the trace cache, we not only use the traditional indexing scheme (chop the offset and tagbits) but we also examine every set in the trace cache to determine if some portion of a trace contains that address. If no such partial trace can be found, the indexability miss count is incremented. The indexability value is lower than the correct - pathmiss rates ince it examines all the traces in the cache. A more sophisticated indexing mechanism that can access some internal blocks of traces could improve correct - pathhitrates.

 $\label{eq:Foraconventionalinstruction cache, the miss rate is equal to the indexability because a given instruction can only reside at one directly-accessible location in the instruction cache.$

We present index a bility as a limit. It is not practically implementables inceit requires looking at all tracecache lines simultaneously and finding the longest match. It will show how important propertrace-cache indexing is to tracecache performance.

3.6. TradingoffFragmentation, Duplication, and IPC

Thereisafundamentaltrade-offtobemadebetweentheperformancemetricsintroduced above. The constrained traces election policymentioned in Section 3.2 will serve as a good example. It was noted in [12] that the average trace length is reduced by conservative traces election, that is, adding trace termination conditions. While shorter traces mean that fragmentation will increase, our simulation results show that duplication decreases correspondingly. This is to be expected because the termination of traces on backward branchese liminates duplication due to loops. Thus fragmentation increases but duplication decreases, resulting in little change in overall efficiency. Furthermore, the trace cache hitrate increase dunder constrained traces election but we observe dinour simulations that in some cases overall performance actually decreased because of

the decrease infetch bandwidth due to the shorter traces. These metrics will be discussed in more detail in Section 6.

3.7.RetirementRate

Theprevious metrics evaluate how effectively the trace cache structures to restraces and how it provides instructions to the front end of a processor. The goal of the retirement rate metric is to evaluate the effects of employing a trace cache on other processor resources. The increased fetch bandwidth made possible by incorporating a trace cache will require additional resources at later stages of the pipeline. IPC measures do not show the pipeline resource requirements of those instructions, which may be squashed prior to retirement (i.e. the wrong pathins tructions). Retirement rate ¹ is the ratio of the number of instruction fetched into the pipeline to the number retired:

retirementrate =
$$\frac{\text{totalinstructions retired}}{\text{totalinstructions fetched}}$$
 (EQ.5)

This gives a measure of the amount of pipeline resources wasted due to wrong-path instructions. Retirement rate is a function of branch prediction accuracy, pipeline depth (or branch resolution time) and is suewidth. Retirement rate will be considered in Section 5.2.

4.SimulationEnvironment

Simulation results were obtained with a modified version of the sim-out or dersimulator from the Simple Scalar tools [14]. For all experiments, the SPEC95 integer benchmarks we rerun on the input sets listed in Table 1. The benchmark binaries provided in the Simple Scalar distribution are used in the seex periments. The parameters common across all configurations simulated are shown in Table 2.

Benchmark	InputSet	Insts(M)
compress	compress_small.in	95
gcc	jump.i	157
go	2stone9.in	151
ijpeg	penguin.ppm	524
li	train.lsp	183
m88ksim	dcrand.train.big	120
perl	scrabbl.pl	40
vortex	vortex.in	213

Table1:Benchmarksanddatasetsused.Allbenchmarksweresimulatedtocompletionexceptijpegwhichwas simulatedforthefirst524millioninstructions.Thecompressbenchmarkwassimulatedonamodifiedversionofthe testinputwithaninitiallistof30,000elements.

To stress the fetch engine, the processor's execution engine is very aggressive. There are 16 of each of the fivetypes of function units (integer ALU, integer multiplier, memory port, float-ingpoint ALU and floating point multiplier). The instruction cache simulated was 128 KB, but Simple Scalar instructions are 64 bits long, so this is effectively a 64 KB cache of conventional 32-bit instructions. We will quote all L1 instruction cache and trace cache sizes as if Simple Scalar instructions were 32-bits.

^{1.} Wewillcallita 'rate' eventhough it is a ratio. Hitrate is similarly named.

Parameter	Value	Budget				
L1instructioncache	256sets,64-byteline,4-wayassociative,1-cycleaccess/throughput/	64KB				
	blocking(actually128-bytelineofSSinsts)					
L1datacache	512sets,32-byteline,4-wayassociative,1-cycleaccess/throughput/	64KB				
	blocking					
L2unifiedcache	2048sets,128-byteline,4-wayassociative,6-cycleaccess	1MB				
MemoryLatency	50cyclesforthefirst8bytes,1cycleforeach8bytesthereafter					
BranchPredictor	14-bitgshareaccessedthreetimespercycle;perfectRAS					
TraceCache						
	of16instructions, partial hits and pathassociativity; 1-cycle fill unit					
	delay					
Fetchqueue	128entries					
Width	16instructionspercycle					
RUU/LSQsizes	512/256					

Table2:Configurationparameterscommonacrossallsimulations, unless otherwise noted.

Thetracecacheissimulated with 64 and 1024 sets, 2-way associative (i.e. instruction storage of 8KB or 128KB of 32-bit instructions). Traces are finalized on instruction boundaries when any of the following conditions are met: 1) 16 instructions; 2) three branches; and 3) traporindirect jump instruction. Branch prediction information is used as part of the tag matchinstead of as part of the index into the trace cache to determine the longest matching trace for path associativity and partial hits. This assumes that branch prediction look up and trace cache look up cannot happen inseries in a single cycle, which would be necessary if the branch predictions were used as part of the trace cache index and the fetch mechanism were not pipelined.

4.1.TheBranchPredictor

Thebranchpredictorusedforallnon-perfectsimulationsisa14-bitgsharepredictor wheretheshiftregistervalueisXORedwiththePCandindexesa2¹⁴-entrytableoftwo-bit counters.Whenmultiplebranchesarebeingpredictedpercycle,itisaccessedtherequirednumberoftimesinseries,asifthehardwarecouldbeaccessedthatmanytimesinonecycle.

Thebranchpredictorusesspeculativehistoryinformation. Allwrong-pathhistorybitsare squashedonceamis-predictionhasbeenidentified. Thisisdonebecauseneitherspeculative updatenornon-speculativeupdatealoneprovidereasonableperformance[16]. Thereasonthat speculativeandnon-speculativebranchhistoryupdatepoliciesfailisthattracecacheprocessing enablesconsiderablespeculation, resulting innon-speculative history that is to old, or speculative history that containstoo many history bits from the wrong path. The solution is to maintain speculative history which history and when a mis-prediction occurs. This method provides the same prediction accuracy regardless of the amount of speculation performed by the processor, and is at least as accurate as speculative or non-speculative update alone.

5.LimitsofTraceCachePerformance

The trace cache strives for the performance of a fetch mechanism that can fetch three basic blocks percycle without a multi-ported instruction cache. Previous studies have compared trace cache performance to the performance of sequential fetching mechanisms, i.e. a fetch engine that can fetch up to one branch (SEQ.1) or up to 3 branches where the first two are predicted not taken (SEQ.3)[8]. While this highlights the performance improvement of fetching non-contiguous blocks over fetching only sequential blocks, it is not an upper bound to performance. This study

comparestracecacheperformancetothetheoreticallimitofathree-blockfetchmechanism equivalenttoanidealizedthree-portedinstructioncachewithaperfectalignmentnetwork. This cachecanprovidethreenon-contiguousblockseachcycleandmergethemforplacementintoa fetchbuffer. WecallitNONSEQ.3toconformtopreviousterminology.

Alowerboundontracecacheperformanceisasingle-blockfetchmechanismequivalent toaconventionalinstructioncache.Itcanfetchuptothefirstbranchoruptosomemaximum numberofinstructions(16inthesesimulations).Thenexttwosubsectionsshowtheresultsofthe limitsimulationsfor14-bitgshareandperfectbranchprediction.

5.1.Gshare14vs.PerfectBranchPrediction-1and3blockfetch

Table3showstheperformanceof1-and3-blockfetchengines.Thelefthalfofthetable presentsdataforconfigurationswitha14-bitgsharebranchpredictorasdescribedinSection4.1. Therighthalfshowsspeedupwhenusingperfectbranchprediction.Thefirsttwocolumnsineach portionofthetableshowtheIPCfortheconventionalinstructioncacheandthe3-portedinstructioncache,respectively.Thethirdcolumnsshowthepotentialspeedupofemployingatrace cache.Wealsoincludethebranchpredictionaccuracyforthegshare14configurations.

SPECint95 Benchmark	Fetch1 BlockIPC gshare14	Fetch3 BlockIPC gshare14	Percent Increase	Branch Prediction	Fetch1 BlockIPC perfectBP	Fetch3 BlockIPC perfectBP	Percent Increase
cc1	2.43	2.96	+22%	91.7%	4.88	9.64	+98%
compress95	3.26	3.84	+18%	94.5%	5.34	8.83	+66%
go	2.28	2.51	+10%	82.7%	5.87	8.23	+40%
ijpeg	5.54	6.69	+21%	92.3%	7.89	10.92	+38%
li	3.39	5.27	+55%	96.7%	4.38	10.15	+132%
m88ksim	4.16	7.28	+75%	98.7%	4.62	10.40	+125%
perl	3.34	4.22	+27%	97.4%	5.14	8.33	+62%
vortex	4.42	6.31	+43%	98.3%	5.85	9.43	+61%

Table 3: The performance of fetching 1 block or 3 block sunderg share 14 and perfect branch prediction.

Because of the idealized branch prediction, the 3-block fetch engine with real branch predictional ways performs better than the 1-block mechanism. The benchmarks with very good branch prediction (li, m88ksim, and vortex) achieves ignificant performance improvements in the 3-block case—50% or more. The other configurations (cc1, compress 95, go, and ijpeg) suffer from lower prediction accuracy and cannot take advantage of the two extra blocks percycle because there are many wrong-pathinstructions that must be squashed. As the 3-block case is the limit of performance for the trace cache modeled, the trace cache can only provide a performance benefit of around 20% for the seprograms. These results are more optimistic than previously-published data would suggest [8], though no previous study has shown the true 3-block fetch limit.

Ascanbeseenfrom the data on the rights ide of Table 3, there is potential for significant improvement intrace cache performance when branch prediction is perfect—often 60% or more improvements in IPC. These results indicate that performance is limited much more by branch prediction than the inability to fetch multiple blocks percycle. Never the less, as branch prediction improves, a mechanism like the trace cache that can fetch multiple blocks percycle becomes more beneficial.

5.2.Gshare14vs.PerfectBranchPrediction-1to5blockfetch

The graphs in Figure 4 show a superset of the data in Table 3. To highlight the resource allocation required to support the greater number of instructions fetched by more aggressive configurations, Figure 4 (A) shows the performance of configurations which fetch one, two, three, four, and five blocks percycle. The machine isotherwise configure dasshown in Table 2. The dark upper portion of the bars indicate instructions that are fetched but later squashed because of branchmis-predictions. Figure 4 (B) is similar but uses perfect branch prediction, so no instructions are squashed.



Figure 4: Performance of n-block fetch mechanisms under (A) real and (B) perfect branch prediction. The perfect predictor shows the performance potential of a multi-block fetch mechanism. The portion of the barlabeled 'Wasted' indicates instructions that were

SPEC95 Program	Fetch1Block gshare14 RetirementRate	Fetch2Block gshare14 RetirementRate		Fetch3Block gshare14 RetirementRate		Fetch4Block gshare14 RetirementRate		Fetch5Block gshare14 RetirementRate	
	Overall	Overall	Extra	Overall	Extra	Overall	Extra	Overall	Extra
cc1	61%	41%	15%	33%	5%	29%	3%	28%	1%
compress	62%	40%	13%	33%	2%	31%	1%	30%	2%
go	42%	26%	5%	22%	2%	20%	1%	20%	2%
ijpeg	77%	61%	26%	54%	15%	51%	-10%	49%	22%
li	80%	60%	38%	46%	12%	40%	3%	37%	2%
m88ksim	92%	82%	69%	71%	35%	66%	27%	63%	7%
perl	69%	46%	18%	36%	6%	32%	3%	31%	1%
vortex	89%	78%	58%	71%	22%	68%	17%	67%	23%

Table4: Retirement rates for 1-to 5-block fetch configurations in Figure 4 (A). The overall retirement rate is computed as defined in Section 3. The extra retirement rates how sthere tirement rate of the extra instructions fetched by that configuration compared to the previous column.

Table4 examines the data in Figure4 (A) by showing the retirement rates for each of the configurations. As the machine fetches past more branches, the retirement rate decreases monotonically. The retirement rate decreases rapidly after the first and second branches, then less so after the third and four thoranches; the retirement rate of cc1, for example, falls from 60% to 30%. These results suggest that while the capability of the front end of the pipeline has dramatically increased with the additional blocks fetched, the resource utilization at the backend of the machine is very low because of the low prediction accuracy.



Figure5:Tracecacheperformancewithperfectbranchpredictionandperfectindexability.

Anotherinterestingmetricistheretirementrateoftheextrainstructionsbroughtinbythe second, third, fourth, and fifthblocks. The second number in the columns of Table 4 show the value of this special retirementrate. For example, the overall retirement rate of cc1 is 41% for the 2-block fetch configuration. Only 15% of the additional instructions brought in by the second block are actually retired. Only vortex and m88 ksimexhibit extra-instruction-retirement-rates of more than 60% from the first to the second block. The other benchmarks generally exhibit rates of 20% or less. As we proceed to three blocks we see the retirement rate of the extra instruction shall be low 1 in 10 for most programs. This means that only 1/10 thoft he pipeline resources are being constructively utilized for extra instructions. Additional instructions that could be brought in by a trace cache are simply not useful.

TheperformanceofperfectbranchpredictioninFigure4(B)saturatesafter3branchesper cycleprimarilybecauseofdata-dependencelimitationsinthebackend.Functionunitcontention isnotasignificantcauseofthislevelingoffofperformancebecausetheaverageIPCnevergoes above11.Asexpected,mispredictionrecoverytimedominatesdelaysduetodatadependenciesin thegshare14configurations.

The trace cache, which is limited above by the 3 block fetch case, suffers from the same branch prediction limitation. It can provide high peak bandwidth, but the overall processor performance is most limited by the branch prediction.

5.3.TraceCachevs.LimitCases

We have already noted that trace cache performance must fall between the 1- and 3-block fetch cases. Figure 5 demonstrates this for both gshare 14 and perfect branch prediction, with the exception of the compress and go benchmarks. These benchmarks exhibits lightly pathological behavior where the trace cache performs outside of the performance bounds. Go has a large working set of instruction paths that exceed the capacity of even a large (128 KB) trace cache. A 2 MB trace cache was simulated and found to eliminate this problem. Still, the performance of go is limited more by branch prediction than anything else, as the difference between 1- and 3-block fetch is only 10% ¹.

^{1.} Notetothereviewer: Weacknowledgethatwehavenotexplainedwhycompressisactingpathologically. Analysisofthesimulationdumpsisongoingtodeterminethereasonandanalysiswillbeincludedinthe finalversionofthepaper.

Figure5(A)furthershowsthatthetracecachecancomeclosetotheupperboundwhen branchpredictionisnotperfect,demonstratingthatthetracecacheis,forthemostpart,achieving itsgoalof3-blockperformancewithasingle-portedmemory.

In the case of perfect prediction, Figure 5 (B), we see that the 128 KB trace cache generally falls short of ideal by 20% or more. This is significant because as branch prediction improves, it appears that the trace cache is falling far there below its upper bound. The trace cache will need to be able to take advantage of improvements in branch prediction. Apparently imperfect branch prediction hides some other deficiencies in the trace cache. Reasons for this are examined in the next section.

6.EfficiencyandIndexabilityResults

The results presented in Section 5 show that trace cache performance does not achieve the theoretical limit of 3 block/cycle fetch with perfect branch prediction. This section uses the previously defined metrics to analyze why this might be the case.

The graphs in Figure 6 show the duplication, fragmentation and efficiency of a trace cache as associativity and size are varied. Figure 6 (A) shows that duplication of instructions in the trace cache grows from 30% - 50% up to 75% - 90% as associativity and size are increased. Increasing the size of the trace cachedramatically increases the duplication. For very large trace caches, an instruction may reside in 10 or more locations.



Figure6:Tracecacheduplication,fragmentation,efficiency,andhitrateforseveral8KB and128KBconfigurationswithperfectindexability.

Similarly, fragmentation generally increases for the larger trace caches. This is primarily due to many trace caches lots which are unused throughout the benchmark run—there are simply the set of the set of

notenoughunique traces tarting address estoutilize the trace cache This is particularly evident for compress, which uses only a couple of traces lots very heavily throughout the benchmark run and leaves many traces lots unused. Forgo, which has a large number of paths, we see that the fragmentation does not increase as the trace cache increases insize from 8 to 128 KB.

 $\label{eq:starting} Fragmentation is generally improved as associativity increases from 2 to 4. This is to be expected because any unused traces in the 2-way associative cache can be utilized in the 4-way cache for traces which are competing for the more heavily used traces tarting addresses. In other words, the additional flexibility afforded by extra associativity allows the trace cache to use some locations that would otherwise be blank. Overall, the trace cache loses 20\% to 40\% of its capacity due to empty and short traces.$

Theoverallefficiencyisrarelyabove40% and for the 128KB configuration is generally between 20% and 35%. Certainly the trace cache is designed to trade-offspace of ficiency for increased fetch bandwidth, but such low storage of ficiency is remarkable. The low of ficiency is primarily caused by code duplication. When associativity is increased, the efficiency gain possible because of decreased fragmentation is outweighed by increased duplication.

Theoverallperformanceofthetracecacheisdeterminedbythehitrateandthelengthof thetracelinesreferenced.Experimentsin[12]indicatethattracecachehitratesrangefrom60%-90%, and our experiments confirm this trend. However, previous experiments required that the address in the fetch request must be located in the first entry insome traceline. In this study we also examine a trace structure in which this restriction is removed-the perfectly indexable trace cache. Figure 6(D) shows the hitrate when the complete trace cache is searched for the fetch PC (perfect indexability). When indexing the trace cache is expanded to any instruction in a trace line, the hitrate increases to 95% -99% formost applications. Unfortunately there is a reduction in the average length of trace fetched from the trace line because many paths start from some point in the middle of the trace line. However, this increase in hitrate demonstrates that improved indexing methods can significantly increase the trace cache hitrate. This suggests that current trace cache in plementations do not miss because new paths are identified. Instead they miss because cache line allocation policies are naive.

7. Conclusions

The trace cache configurations studied in this papers uffer primarily from low branch prediction accuracy. Less than 1 in 10 of the additional instructions fetched from a trace cache are retired. The trace cache can provide high band width instruction fetch but if the instructions are not on the right pathit does not matter.

Whenperfectbranchpredictionissimulated, the tracecache is still not able to perform up to the 3-block limit case. Furthers tudy using the metrics defined here in reveals deficiencies in the way the tracecache stores traces. Low tracecache efficiency and poor index ability are the primary reasons for this short coming.

Thisstudy has identified several potential areas where trace cache performance can be improved. These are:

- Branchprediction.Improvementsinthisareawillimpactoverallperformance themost.
- Duplication.Sinceduplicationincurrentconfigurationsis50% ormore,conservativetraceterminationpoliciescouldbeusedtoreduceduplicationdueto loopsandfork-joinpoints.

- Fragmentation. This is caused mostly by a large number of short and empty tracelines. A certain subset of these lines can be left in the instruction cache without any performance penalty, and can thus increase the efficiency of the trace cache. Never-used traces lots are also a problem that should be addressed.
- Indexability.Measurementsshowedthatoftentherequestedblockisinthe tracecachebutitcannotbereachedsinceitisataninteriorblock.

Thegsharebranchpredictorusedinthisstudy, whileoverlyoptimistic, isstillbetterthan thebranchprediction that will be available incommercial products on real programs. This and the issues defined above lead us to question the utility of the trace cache as a mechanism to fetch multiple blocks percycle, at least in the next couple of generations of microprocessors. A trace-cache-*like* structure whose "traces" areas ingle block, however, would be useful as a post-decode cache to save time and power in instruction decoding and renaming.

The fundamental problem is that the trace cache heavily emphasizes the already important requirement for good branch prediction because it requires multiple predictions percycle. The trace cache doese liminate the need for a multi-ported cache structure but may instead require a multi-ported branch prediction structure or a single-ported structure with a complex selection mechanism (see [15], for example). Instead of trying to fetch past multiple branches, we think an interesting avenue of related research would be to de-emphasize branch prediction and find other means to increase performance. Compiler optimizations should help. We hypothesize that trace scheduling, predication, and a single-ported instruction cache with along linesize should be able to provide the same performance benefit as a trace cache since branches are eliminated and common paths can be scheduled contiguously. We are not a ware of any direct comparison between this type of compiler-based approach and the hardware-based trace cache.

8.Acknowledgments

Thisworkwassupported by DARPA contracts DAAH04-94-G-0327 and DABT63-97-C-0047. The simulation facility was provided through an Intel Technology for Education 2000 grant.

References

- [1] Chih-PoWen.ImprovingInstructionSupplyEfficiencyinSuperscalarArchitecturesUsingInstructionTrace Buffers.Proc.Symp.AppliedComputing.Volume1,pp.28-36,March,1992.
- [2] S.Melvin, M.Shebanow, and Y.Patt. Hardware support for large atomic units indynamically scheduled machines. 21 stIntl. Symp. On Microarchitecture, pp. 60-63, Dec. 1988.
- [3] Tse-YuYeh, Deborah T. Marrand Yale N. Patt. Increasing the Instruction Fetch Ratevia Multiple Branch Prediction and a Branch Address Cache. 1993 Intl. Conf. Supercomputing, pp. 67-76, July, 1993.
- [4] ManojFranklinandMarkSmotherman.AFill-UnitApproachtoMultipleInstructionIssue.Proceedingsofthe 27thIntl.Symp.onMicroarchitecture,pp.162-171,Nov,1994.
- [5] MarkSmothermanandManojFranklin.ImprovingCISCInstructionDecodingPerformanceUsingaFillUnit. Proc.28thIntl.Symp.Microarchitecture,pp.219-229,Nov,1995.
- [6] AlexanderPelegandUriWeiser.DynamicFlowInstructionCacheMemoryOrganizedAroundTraceSegments IndependentofVirtualAddressLine.UnitedStatesPatent5,381,533,January10,1995.http://www.patents.ibm.com/.
- [7] T.Conte,K.Menezes,P.Mills,andB.Patel.Optimizationofinstructionfetchmechanismsforhighissuerates. 22ndIntl.Symp.OnComputerArchitecture,pp.333-344,June1995.
- [8] EricRotenberg, SteveBennettandJimSmith. TraceCache: ALowLatencyApproachtoHighBandwidth InstructionFetching. University of Wisconsin, MadisonTech. Report. April, 1996.
- [9] EricRotenberg, SteveBennettandJamesE.Smith.TraceCache:ALowLatencyApproachtoHighBandwidth InstructionFetching.Proceedingsofthe29thIntl.Symp.onMicroarchitecture,pp.24-34,Dec,1996.

- [10] SanjayJeramPatel, DanielHolmesFriendlyandYaleN.Patt.CriticalIssuesRegardingtheTraceCacheFetch Mechanism.ComputerScienceandEngineering,UniversityofMichiganTech.Report.May,1997.
- [11] DanielHolmesFriendly,SanjayJeramPatelandYaleN.Patt.AlternativeFetchandIssuePoliciesfortheTrace CacheFetchMechanism.Proc.30thIntl.Symp.Microarchitecture,pp.24-33,Dec,1997.
- [12] EricRotenberg, QuinnJacobson, YiannakisSazeidesandJimSmith. TraceProcessors. Proc. 30thIntl.Symp. Microarchitecture, pp. 138-148, Dec, 1997.
- [13] PersonalcommunicationfromEricRotenberg, University of Wisconsin, Madison, February 26, 1998.
- [14] DouglasC.BurgerandToddM.Austin.TheSimpleScalarToolSet,Version2.0.UniversityofWisconsin, MadisonTech.Report.June,1997.
- [15] SanjayJ.Patel,MariusEversandYaleN.Patt.ImprovingTraceCacheEffectivenesswithBranchPromotion andTracePacking.Proc.25thIntl.Symp.ComputerArchitecture,pp.262-271,June,1998.
- [16] EricHao,Po-YungChangandYaleN.Patt.TheEffectofSpeculativelyUpdatingBranchHistoryonBranch PredictionAccuracy,Revisited.Proc.27thIntl.Symp.Microarchitecture,pp.228-232,Nov,1994.