

# **Energy Efficient Pulsed-UWB CMOS Circuits and Systems**

**David Wentzloff<sup>1</sup>, Fred Lee<sup>2</sup>, Denis Daly<sup>3</sup>, Manish  
Bhardwaj<sup>3</sup>, Patrick Mercier<sup>3</sup>, and Anantha Chandrakasan<sup>3</sup>**

**<sup>1</sup>University of Michigan, Ann Arbor MI**

**<sup>2</sup>Rambus Inc., Los Altos CA**

**<sup>3</sup>Massachusetts Institute of Technology, Cambridge MA**

**ICUWB 2007, Singapore**


# Outline

---


- **Parallel baseband architecture enabling sub-V<sub>th</sub> digital circuits**
- **Mostly digital transceiver chipset**
  - Transmitter and receiver design
  - System demonstration
  - Results

# System Challenges

- Presence of strong in-band interferers




- Multipath and inter-symbol interference (ISI)



RMS Delays:  
5 to 25ns

# High Data Rate Synchronization




Digital parallelism exploited for synchronization

# Massively Parallel Processing

Nominal  $V_{DD}$   
digital circuits


Operate low-frequency digital in sub-threshold



Acquisition **7mW** / Demodulation **1.7mW**  
20pJ/bit for a 4kb packet

[V. Sze, ISLPED 2007]

# Low Data Rate Chipset




**Receiver Trends:**

- Data rate  $\downarrow$ , energy/bit  $\uparrow$
- Non-coherent 10x lower energy


- Pulsed-UWB signaling inherently duty-cycled

TX and RX on only when a pulse is present




# Scalable Signaling


- PPM signaling with non-coherent receiver




- Three channel frequency plan



# Transmitter Block Diagram




Equivalent to...




All full-swing CMOS circuits  
No RF LO required

# Delay Stage and Pad Driver



- **8-bit control for  $\pm 30\%$  delay variation due to process**
  - **Full-swing digital signals**




- Linear-in-dB gain setting
  - Stacked NMOS for leakage control



## 27% efficiency

# Delay-Based BPSK Scrambling

- Architecture enables new signaling scheme




[Wentzloff, ICASSP 2007]




# RF Calibration


Calibrate delay in ring



Calibration Accuracy



3-Channel Spectrum





Digital calibration algorithm sets RF center frequency

# Energy-Detection Receiver


- RF front-end performs channel-selection
- Energy detection by square-and-integrate

Low-voltage circuits, digital techniques



No RF oscillator required



# 0.5V-0.65V LNA




Adjustable channel  
select filtering:  
Tunable over 1GHz

Dynamically  
biased in 2ns

Single-differential  
conversion



# Measurement Results




Out-of-band SIR: -15dBm at 2.45GHz, -20dBm at 5.45GHz

# Wireless Nodes


---

- Demonstrated 16.7Mb/s wireless link
- Commercial FPGA boards with USB interface
- Streaming video by sending a sequence images

Transmitter




Receiver




# Wireless Demonstration

---



# Conclusions

	Transmitter	Receiver
Die area	$0.2 \times 0.4 \text{mm}^2$	$1.0 \times 2.2 \text{mm}^2$
$V_{DD}$	1.0V	0.5-0.65V
Leakage	$96 \mu\text{W}$	$3.5 \mu\text{W}$
Power	0.72mW	41.8mW
Energy/bit (16.7Mb/s)	43pJ/bit	2.5nJ/bit



[D. Wentzloff, ISSCC2007]

- UWB signaling enables relaxed frequency tolerance
  - ▶ CMOS integration
- Digital TX, non-coherent RX ▶ no RF oscillators
- Future directions: integrate TX and RX, eliminate off-chip filters, support for 802.15.4a

Acknowledgements – MARCO/DARPA Focus Center for Circuit & System Solutions (C2S2), National Science Foundation (NSF), and STMicroelectronics for chip fabrication