<u>Q1.</u>

Yes. Availablility is a must relation while reaching is a may relation, thus any definition that is available will always be reaching.

<u>Q2.</u>

False. Not if it is conditionally executed and might cause an exception. Or, if the instruction conditionally over writes a live out, then LICM may also not be possible.

Q3.

Yes. The Lstart time represents the latest an instruction can be scheduled and still obtain the "best" or infinite resource schedule length. But, schedules are often not the best due to resource constraints, thus instructions will be scheduled after their Lstart time.

Q4.

For loop count N

total cycles = N*II + (SC-1)*II

For large N, loops with smaller II will finish in fewer cycles, thus (a) will require fewer cycles.

Q5.

Memory instructions, particularly loads, because these take longer time and initiating these earlier enables more compact schedules to be achieved.





<u>Q7:</u>

K = {-1, +1, -3, -4, {+3, +4}} \rightarrow 5 unique control dependences so 5 predicates are required

p1 = cmpp.UN(cond1_bar) if T p2 = cmpp.UN(cond_3) if p1 p3 = cmpp.UN(cond_4) if p2

<u>Q.8</u>



 $\underline{\mathbf{Q.9}}$ Since the rolled schedule has two cycles, II = 2

There are 4 predicates so there would be 4 stages in unrolled schedule.

Cycle 0:Load Cycle 1:Sub

Cycle 2: Add, Mpy Cycle 3:

Cycle 4: Cycle 5:Or

Cycle 6: Cycle 7:Branch

<u>Q10:</u>

5 can be removed 3 has least cost (100/5). spill 3 remove 2 or 6 and the other one remove 1 and 4 Stack:

<u>Q11:</u>

ALU used by 3 ops => [3/2] ResMII = 2 MEM used by 2 ops => [2/1] ResMII = 2 BR used by 1 ops => [1/1] ResMII = 1

RecMII:

1 - 3 => delay/distance => 4/1 = 4 2 - 3 - 4 - 5 => 7/3 => 3 4 -5 => 2/1 => 2 5 - 5 => 1/1 => 1

MII = max(ResMII, RecMII) = 4

Q.12:

This is backward must data flow analysis. Intersection should be used and the Gen/Kill calculations should be performed on exprs.

for each basic block in the procedure, X, do GEN(X) = 0

```
 \begin{array}{l} {\sf KILL}({\sf X})=0 \\ {\rm for \ each \ operation \ in \ reverse \ sequential \ order \ in \ {\sf X}, \ op, \ do \\ {\sf G}=expr \ of \ op \\ {\sf K}=exprs \ in \ {\sf GEN}({\sf X}) \ that \ use \ dest \ of \ op \ as \ operand \\ {\sf GEN}({\sf X})={\sf G}+({\sf GEN}({\sf X})-{\sf K}) \\ {\sf KILL}({\sf X})={\sf K}+({\sf KILL}({\sf X})-{\sf G}) \\ {\sf endfor} \end{array}
```

endfor

or the following simple definition of GEN/KILL is also accepted

Kill(X) = { *A* op *B* | either *A* or *B* defined before use of *A* op *B* in X} Gen(X) = { *A* op *B* | *A* op *B* used in X before any definition of *A* or *B*}

IN/OUT calculation

```
Kill(Exit) = all expressions<br/>Gen(Exit) = PhiFOR each block in the procedure, X, do<br/>Out(X) := all expressions<br/>In(X) := (Out(X) - Kill(X)) \cup Gen(X))ENDFOR<br/>WHILE there are changes DO<br/>FOR each block in the procedure X DO<br/>Out(X) = Intersect(IN(Y)) for all successors Y of X<br/>In(X) = (Out(X) - Kill(X)) \cup Gen(X)<br/>ENDFORENDFOR<br/>ENDFOR
```

Q13: sample solution

There are many other solutions.

r2 = 50 $r3 = r2^{2}$ r4 = r2*2 brz, r3, L1 L1: store(r1, r4) r2 = 50 r3 = r2*2r5 = r3 r4 = r5 brz r3, L1 L1: store(r1, r4) r2 = 50 r3 = r2*2r4 = r3 brz, r3, L1 L1: store(r1, r4) r2 = 50 r3 = 50*2 r4 = r3 brz, r3, L1 L1: store(r1, r4) r2 = 50 r3 = 100 r4 = r3 brz, r3, L1 L1: store(r1, r4) r2 = 50 r3 = 100 r4 = 100 brz, 100, L1 L1: store(r1, 100) store(r1, 100)