Built-In Self-Testing Pattern Generation and Response Compaction

- Motivation and economics
- Definitions
- Built-in self-testing (BIST) process
- BIST pattern generation (PG)
- BIST response compaction (RC)
- Aliasing probability
 Example
- Summary

BIST Motivation

- Useful for field test and diagnosis (less expensive than a local automatic test equipment)
- Software tests for field test and diagnosis: Low hardware fault coverage
- Low diagnostic resolution
- Slow to operate
- Hardware BIST benefits:
- Lower system test effort
- Improved system maintenance and repair
- Improved component repair
- Better diagnosis

Costly Test Problems Alleviated by BIST

- Increasing chip logic-to-pin ratio harder observability
- Increasingly dense devices and faster clocks
- Increasing test generation and application times
- Increasing size of test vectors stored in ATE
- Expensive ATE needed for 1 GHz clocking chips
- Hard testability insertion designers unfamiliar with gate-level logic, since they design at behavioral level
- In-circuit testing no longer technically feasible
- Shortage of test engineers
- Circuit testing cannot be easily partitioned

Typical Quality Requirements

- 98% single stuck-at fault coverage
- 100% interconnect fault coverage
- Reject ratio 1 in 100,000

Benefits and Costs of BIST with DFT

Level	Design and test	Fabri- cation	Manuf. N Test	Naiintenance test	Diagmosis and repair	Service interruption
Chips	# <i>1</i> /-	+	-			
Boards	# // -					
System	##-					
	+ Cos	t increa	ase			

- Cost saving
 Cost increase may balance cost reduction

Economics – BIST Costs

- Chip area overhead for: Test controller Hardware pattern generator Hardware response compacter Testing of BIST hardware
- Pin overhead At least 1 pin needed to activate BIST operation
- Performance overhead extra path delays due to **BIST**
- Yield loss due to increased chip area or more chips In system because of BIST
- Reliability reduction due to increased area Increased BIST hardware complexity -
- happens when BIST hardware is made testable

BIST Benefits

- Faults tested:
 - Single combinational / sequential stuck-at faults
 - Delay faults
 - Single stuck-at faults in BIST hardware
- BIST benefits
 - Reduced testing and maintenance cost
 - Lower test generation cost
 - Reduced storage / maintenance of test patterns
 - Simpler and less expensive ATE
 - Can test many units in parallel

 - Shorter test application times
 Can test at functional system speed

Definitions

- BILBO Built-in logic block observer, extra hardware added to flip-flops so they can be reconfigured as an LFSR pattern generator or response compacter, a scan chain, or as flipflops
- Concurrent testing Testing process that detects faults during normal system operation CUT - Circuit-under-test
- Exhaustive testing Apply all possible 2ⁿ patterns to a circuit with n inputs
- Irreducible polynomial Boolean polynomial that cannot be factored
- LFSR Linear feedback shift register, hardware that generates pseudo-random pattern sequence

More Definitions

- Primitive polynomial Boolean polynomial p (x) that can be used to compute increasing powers n of x^n modulo p(x) to obtain all possible non-zero polynomials of degree less than p(x)
- Pseudo-exhaustive testing Break circuit into small, overlapping blocks and test each exhaustively
- Pseudo-random testing Algorithmic pattern generator that produces a subset of all possible tests with most of the properties of randomlygenerated patterns
- Signature Any statistical circuit property distinguishing between bad and good circuits
- TPG Hardware test pattern generator

BIST Process



- Test controller Hardware that activates selftest simultaneously on all PCBs
- Each board controller activates parallel chip BIST Diagnosis effective only if very high fault coverage





- 4. Scan chain for flip-flops

Complex BIST Architecture



- Testing epoch I:
 - LFSR1 generates tests for CUT1 and CUT2
 BILB02 (LFSR3) compacts CUT1 (CUT2)
- Testing epoch II:
 - BILBO2 generates test patterns for CUT3
 - LFSR3 compacts CUT3 response

Bus-Based BIST Architecture



- Self-test control broadcasts patterns to each CUT over bus – parallel pattern generation
 Awaits bus transactions showing CUT's
- responses to the patterns: serialized compaction

Pattern Generation

- Store in ROM too expensive
- Exhaustive
- Pseudo-exhaustive
- Pseudo-random (LFSR) Preferred method
- Binary counters use more hardware than LFSR
- Modified counters
- Test pattern augmentation
 - LFSR combined with a few patterns in ROM
 - Hardware diffracter generates pattern cluster in neighborhood of pattern stored in ROM

Exhaustive Pattern Generation Output Outp

Pseudo-Exhaustive Method

Partition large circuit into fanin cones

- Backtrace from each PO to PIs influencing it
 Test fanin cones in parallel
- Reduced # of tests from 2⁸ = 256 to 2⁵ x 2 = 64
 Incomplete fault coverage







Matr Sta	ix E anda	iqua ard I	tion f LFSR	or
$\begin{bmatrix} X_0 (t+1) \\ X_1 (t+1) \\ \vdots \\ X_{n-3} (t+1) \\ X_{n-2} (t+1) \\ X_{n-1} (t+1) \end{bmatrix} =$	0 1 0 0 : : 0 0 0 0 1 <i>h</i> 1	0 1 0 0 h ₂	0 0 0 0 : : 1 0 0 1 h _{n-2} h _n .	$\begin{bmatrix} X_0 (0) \\ X_1 (0) \\ \vdots \\ X_{n^3} (0) \\ X_{n^2} (0) \\ X_{n^1} (0) \end{bmatrix}$
$X(t+1) = T_S X$	K (f)	(T _s is	companic	on matrix)

LFSR Implements a Galois Field

- Galois field (mathematical system): Multiplication by x same as right shift of LFSR

- 1st column 0, except **r**th element which is always 1 (X₀ always feeds X_{n-1}) Rest of row *n* – feedback coefficients *h*_i Rest is identity matrix *l* – means a right shift
- Near-exhaustive (maximal length) LFSR
 - Cycles through 2ⁿ 1 states (excluding all-0)

 - I pattern of n 1's, one of n-1 consecutive 0's

Standard *n*-Stage LFSR Implementation



 Autocorrelation - any shifted sequence same as original in 2ⁿ⁻¹ - 1 bits, differs in 2ⁿ⁻¹ bits • If $h_i = 0$, that XOR gate is deleted

LFSR Theory

- Cannot initialize to all 0's hangs
- If X is initial state, progresses through states X, T_s X, T_s² X, T_s³ X, ...
- Matrix period:
 - Smallest k such that $T_s^k = I$
 - $= \mathbf{k} \equiv \mathbf{LFSR} \text{ cycle length}$
- Described by characteristic polynomial:

 $f(x) = |T_s - IX|$ $= 1 + h_1 x + h_2 x^2 + ... + h_{n-1} x^{n-1} + x^n$













Мос	du	12		LFS	R	N	latr	'ix
$\begin{bmatrix} X_0 (t+1) \\ X_1 (t+1) \\ X_2 (t+1) \\ \vdots \\ X_{n3} (t+1) \\ X_{n2} (t+1) \\ X_{n1} (t+1) \end{bmatrix}$	=	010:000	0 1 : 0 0	0 0 1 0 0 0	000000000000000000000000000000000000000	0 0 : 0 0 1	1 h ₁ h ₂ : h _{n-3} h _{n-2} h _{n-1}	$\begin{bmatrix} x_0 (f) \\ X_1 (f) \\ X_2 (f) \\ \vdots \\ x_{n3} (f) \\ x_{n2} (f) \\ x_{n1} (f) \end{bmatrix}$



Primitive Polynomials

- Want LFSR to generate all possible 2ⁿ 1 patterns (except the all-0 pattern)
- Conditions for this must have a primitive polynomial:
 - Monic coefficient of xⁿ term must be 1
 - $\label{eq:started_st$
 - Standard LFSR all D FF's must right shift directly from X_{n-1} through X_{n-2} , ..., through X_0 , which must feed back into X_{n-1} through XORing feedback network

Primitive Polynomials (continued)

- Characteristic polynomial must divide the polynomial $1 + x^k$ for $k = 2^n - 1$, but not for any smaller k value
- See Appendix B of book for tables of primitive polynomials
- If p (error) = 0.5, no difference between behavior of primitive & non-primitive polynomial
- But p (error) is rarely = 0.5 In that case, non-primitive polynomial LFSR takes much longer to stabilize with random properties than primitive polynomial LFSR

Weighted Pseudo-Random Pattern Generation



- Will need enormous # of random patterns to test a stuck-at 0 fault on F -- LFSR p (1) = 0.5
 We must not use an ordinary LFSR to test this
- IBM holds patents on weighted pseudorandom pattern generator in ATE

Weighted Pseudo-Random Pattern Generator

LFSR p (1) = 0.5

- Solution: Add programmable weight selection and complement LFSR bits to get p (1)'s other than 0.5
- Need 2-3 weight sets for a typical circuit
- Weighted pattern generator drastically shortens pattern length for pseudo-random patterns







- Five-stage hybrid cellular automaton
- Rule 150: $x_c(t+1) = x_{c-1}(t) \oplus x_c(t) \oplus x_{c+1}(t)$ Alternate Rule 90 and Rule 150 CA

Test Pattern Augmentation

- Secondary ROM to get LFSR to 100% SAF coverage
 - Add a small ROM with missing test patterns
 - Add extra circuit mode to Input MUX shift to ROM patterns after LFSR done
- Important to compact extra test patterns Use diffracter:
 - Generates cluster of patterns in neighborhood of stored ROM pattern
- Transform LFSR patterns into new vector set Put LFSR and transformation hardware in fullscan chain

Response Compaction

- Severe amounts of data in CUT response to LFSR patterns - example:
 - Generate 5 million random patterns
 - CUT has 200 outputs
 - Leads to: 5 million x 200 = 1 billion bits response
- Uneconomical to store and check all of these responses on chip
- Responses must be compacted

Definitions

- Aliasing Due to information loss, signatures of good and some bad machines match
- Compaction Drastically reduce # bits in original circuit response lose information
- Compression Reduce # bits in original circuit response - no information loss - fully invertible (can get back original response)
- Signature analysis Compact good machine response into good machine signature. Actual signature generated during testing, and compared with good machine signature
- Transition Count Response Compaction Count # transitions from 0 →1 and 1 → 0 as a signature



Transition Counting Details

Transition count:

 $C(R) = \frac{m}{s} (r_i \oplus r_{i-1}) \text{ for all } m \text{ primary outputs}$

To maximize fault coverage: Make C (R0) – good machine transition count – as large or as small as possible

LFSR for Response Compaction

- Use cyclic redundancy check code (CRCC) generator (LFSR) for response compacter
- Treat data bits from circuit POs to be compacted as a decreasing order coefficient polynomial
- CRCC divides the PO polynomial by its characteristic polynomial
 - Leaves remainder of division in LFSR
- Must initialize LFSR to seed value (usually 0) before testing
- After testing compare signature in LFSR to known good machine signature
- Critical: Must compute good machine signature

Example Modular LFSR **Response Compacter**







Remainder matches that from logic simulation of the response compacter!

Multiple-Input Signature Register (MISR)

- Problem with ordinary LFSR response compacter:
 - Too much hardware if one of these is put on each primary output (PO)
- Solution: MISR compacts all outputs into one LFSR
 - Works because LFSR is linear obeys superposition principle
 - Superimpose all responses in one LFSR final remainder is XOR sum of remainders of polynomial divisions of each PO by the characteristic polynomial

MISR Matrix Equation

• d_i (i) – output response on PO_i at time t

$ \begin{array}{c} X_0(t+1) \\ X_1(t+1) \\ \vdots \\ X_{n3}(t+1) \\ X_{n2}(t+1) \\ X_{n2}(t+1) \\ X_{n3}(t+1) \\ X_{n3}(t+1$	0 1 0 0 : : 0 0 0 0	0 0 0 0 : : 1 0 0 1	$\begin{bmatrix} X_{0}(t) \\ X_{1}(t) \\ \vdots \\ X_{n3}(t) \\ X_{n2}(t) \\ X = (0) \end{bmatrix}$	$ \begin{array}{c} d_{0}(t) \\ d_{1}(t) \\ \vdots \\ d_{n-3}(t) \\ d_{n-2}(t) \\ d_{n-2}(t) \end{array} $
$X_{n-1}(t+1)$	[1 h ₁	h _{n-2} h _{n-1}	X _{n-1} (1)	d _{n-1} (1)



Multiple Signature Checking

- Use 2 different testing epochs:
 - 1st with MISR with 1 polynomial
 - 2nd with MISR with different polynomial
- Reduces probability of aliasing
 - Very unlikely that both polynomials will alias for the same fault

Low hardware cost:

- A few XOR gates for the 2nd MISR polynomial
- A 2-1 MUX to select between two feedback polynomials



Aliasing Probability Graph



Additional MISR Aliasing

 MISR has more aliasing than LFSR on single PO
 Error in CUT output d_j at t_j, followed by error in output d_{j+h} at t_{j+fr} eliminates any signature error if no feedback tap in MISR between bits O_j and O_{j+h}

Aliasing Theorems

- Theorem 15.1: Assuming that each circuit PO d_{ij} has probability p of being in error, and that all outputs d_{ij} are independent, in a k-bit MISR, P_{al} = 1/(2^k), regardless of initial condition of MISR. Not exactly true true in practice.
- Theorem 15.2: Assuming that each PO dij has
- probability p_j of being in error, where the p_j probabilities are independent, and that all outputs d_{ij} are independent, in a *k*-bit MISR, $P_{al} = 1/(2^k)$, regardless of the initial condition.

Experiment Hardware



3 bit exhaustive binary counter for pattern generator

Transition Counting vs. LFSR • LFSR aliases for f sa1, transition counter for

<u>od</u>)))	Respoi a sa1 0 1 1 1 0	nses <u>f sa1</u> 1 1 1 1 1 1	<i>b</i> sa1 0 0 0 0
<u>od</u>)))	a <mark>sa1</mark> 0 1 1 1 0	<u>f sa1</u> 1 1 1 1	<i>b</i> sa1 0 0 0 1
)	0 1 1 1 0	1 1 1 1	0 0 0 1
)	1 1 1 0	1 1 1	0 0 0 1
))	1 1 0	1 1 1	0 0 1
)	1	1	0
)	0	1	1
			-
	1	1	1
	1	1	1
	1	1	1
	Signature	s	
3	3	0	1
)1	101	001	010
	1	1 1 Signature 3 1 101	1 1 Signatures 3 0 1 101 001

Summary

- LFSR pattern generator and MISR response compacter – preferred BIST methods
- BIST has overheads: test controller, extra circuit delay, Input MUX, pattern generator, response compacter, DFT to initialize circuit & test the test hardware
- BIST benefits:
 - At-speed testing for delay & stuck-at faults
 - Drastic ATE cost reduction
 - Field test capability
 - Faster diagnosis during system test
 - Less effort to design testing process
 - Shorter test application times