

# A CMOS Magnetic-Field-Controlled Duty-Cycle Oscillator Sensor

Michael P. Flynn<sup>1</sup>, Michael Buckley<sup>2</sup> and John Ryan

National Microelectronics Research Centre,  
University College, Cork,  
Ireland.

## ABSTRACT

A differential current generated by a MAGFET array is converted to a varying duty cycle waveform by a high speed twin capacitor oscillator. The output duty cycle varies linearly with magnetic field strength. The entire sensor circuit was fabricated on a 2 $\mu$ m CMOS process.

## I. INTRODUCTION

Of late there has been a growing interest in integrated magnetic field sensing. Magnetic sensors have been used for current or power metering, contactless switching (for example in keyboards) and position detection (for example in brushless DC motors). Traditionally hall plate sensors have been used. However, because CMOS is the technology of choice for many integrated systems, the split-drain MOSFET magnetic field sensor (or MAGFET) [1] has been the subject of recent research.

Circuits have been presented which convert the differential output current of a single MAGFET to a voltage [2,3], and to a varying frequency [4]. However, in telemetry, a varying duty cycle is less affected by noise [5], and the duty cycle signal can be more useful in some applications, for example power electronics. Furthermore, digitization of such a signal is easy to implement.

Recently, a bipolar voltage-controlled duty-cycle oscillator implemented as a temperature transducer was described [5]. A CMOS magnetic-field-controlled oscillator is described here. Unlike the bipolar circuit, this circuit offers a linear

relationship between true duty cycle  $t_1/(t_1+t_2)$ , not mark to space ratio  $t_1/t_2$ , and input stimulus.

## II. MAGFET

The basic sensing element used in the transducer is a split-drain MOSFET, commonly referred to as a "MAGFET" (see Fig. 1). In the presence of a magnetic field perpendicular to the device surface ( $B$ ), carriers travelling from source to drain are deflected resulting in a difference in drain currents. The differential drain current is linearly related to the magnetic field strength. Experimentation has shown the optimum MAGFET aspect ratio ( $W/L$ ) to be close to unity [6], verifying theoretical and simulation work.




Fig. 1. MAGFET structure.

Sensitivity can be defined as the ratio of differential drain current per Tesla of magnetic field to the total drain current.

$$\text{Sensitivity} = 100 \left( \frac{1}{B} \frac{I_{D1} - I_{D2}}{I_{D1} + I_{D2}} \right) \% / T,$$

<sup>1</sup> Now at the Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA 15213.

<sup>2</sup> Now at S3, Dublin, Ireland.




Fig. 2 MAGFET Array.

where  $I_{D1}$  and  $I_{D2}$  are the split-drain currents. N-type MAGFETs with a unity aspect ratio were found to display a sensitivity of approximately 4% per Tesla. Because of their lower carrier mobility, the sensitivity of equivalent p-type devices was found to be much less, approximately 0.9% /Tesla.

### III. MAGFET ARRAY

In order to achieve higher sensitivity, MAGFET's have been combined in a genealogical tree structure, and in parallel [7]. A parallel array structure is shown in Fig. 2. This array differs from earlier implementations in that MAGFET's (p and n type) form part of the current mirrors. In the figure MG1, MG4, MG6, MG9 and MG11 are n-type MAGFETs, whereas MG3, MG5, MG7, MG8, MG10, and MG12 are p-type devices. Because the sources of the MAGFET's are always connected to the appropriate rail voltages, both n and p-types are unaffected by the body effect.

The array works as follows: A bias current  $I_b$  is fed into the diode-connected MOSFET M1, which generates a gate voltage for the MAGFET MG1. Because the aspect ratio of MG1 is twice that of M1, the total current through the MAGFET is equal to  $2I_b$ . In the absence of a magnetic field the drain currents of MG1 are identical and so must equal  $I_b$ . The drain currents are fed into two diode connected p channel transistors (M2 and M3) which generate gate voltages for the p-type MAGFETs MG3 and MG8. Again in the absence of a magnetic field the drain currents of these devices and similarly the drain currents of all other MAGFET's are equal to  $I_b$ . In the presence of a magnetic field the deflections of the individual MAGFET's accumulate to give a much larger overall deflection and sensitivity. The total sensitivity of the array  $S_{Array}$  is approximately

$$S_{Array} = 3S_p + 3S_n,$$

where  $S_p$  is the p MAGFET sensitivity and  $S_n$  is the n-type sensitivity. Cascode devices (MC1 and MC2) are used to lessen the difference in MAGFET drain voltages, in an effort to minimize offset and improve linearity.




Fig. 3 Block diagram of oscillator.

### IV. DUTY CYCLE OSCILLATOR

A current-controlled oscillator architecture which transforms the differential current output of the array to a varying duty cycle, is shown in figure 3. The oscillator is based on a recently presented double capacitor oscillator [8]. In order to understand how the circuit works, assume there is no magnetic field so that both current outputs of the array ( $I_L$  and  $I_R$ ) are equal. If the latch output Q is low, capacitor C1 will be charged through M1 until  $V_1$  exceeds  $V_{ref}$  at which point the latch changes state, C1 discharges through M2 and C2 begins to charge through M3. Because discharging proceeds rapidly the oscillation period is determined solely by the charging times. In this way the capacitors are responsible for alternate halves of the duty cycle, and because of symmetry a 50% duty cycle is achieved.

In the presence of a magnetic field the currents from the MAGFET array are no longer equal. The






Fig. 5. Measured characteristic.




Fig. 6. Die photomicrograph.

## VI. CONCLUSIONS

A magnetic field sensor circuit with a duty cycle output has been described. Greater sensitivities can be achieved by simply adding more MAGFETs to the array. Because MAGFETs are compatible with standard CMOS and because the circuit has no special capacitor or resistor requirements the entire circuit can be fabricated with a digital CMOS process.

## REFERENCES

- [1] H. P. Baltes and R. S. Popovic, "Integrated semiconductor magnetic field sensors," *Proceedings of the IEEE*, vol. 74, pp. 1107-1132, August 1986.
- [2] D. Misra and T. R. Viswanathan, "Circuit design for a CMOS magnetic field sensor," in *Proceedings of IEEE Symp. Circuits and Systems*, 1986, pp. 1183-1185.
- [3] R. S. Popovic and H. P. Baltes, "A CMOS magnetic field sensor," *IEEE Journal of Solid State Circuits*, vol. 18, pp. 426-428, August 1983.
- [4] A. Nathan, I. A. McKay, I. M. Filanovosky, and H. P. Baltes, "Design of a CMOS oscillator with magnetic-field frequency modulation," *IEEE Journal of Solid State Circuits*, vol. 22, pp. 230-232, April 1987.
- [5] R. R. Spencer and J. B. Angell, "A voltage-controlled duty-cycle oscillator," *IEEE Journal of Solid State Circuits*, vol. 25, pp. 274-281, February 1990.
- [6] M. Buckley, J. Doyle, M. Flynn, and J. Ryan. "An investigation of split-drain MAGFET and signal conditioning circuitry" in *Proceedings of Sensors and their Applications V*. (Edinburgh, Scotland), 1991.
- [7] D. Misra, "A novel CMOS magnetic field sensor array," *IEEE Journal of Solid State Circuits*, vol. 25, pp. 623-625, February 1990.
- [8] M. Flynn and S. Lidholm, "A high-performance 1 $\mu$ m CMOS current-controlled oscillator," in *Proceedings of the 1991 European Solid State Circuits Conference*, (Milan, Italy), 1991.
- [9] M. H. Wakayama and A. A. Abidi, "A 30-MHz low jitter high-frequency CMOS voltage-controlled oscillator," *IEEE Journal of Solid State Circuits*, vol. 22, pp. 1074-1081, December 1987.