















Let's say we want a device that <u>provides</u> data from a switch on a read to any address it is assigned. (so returns a 0 or 1)		Device provides data from switch A if address 0x00001000 is read from. B if address 0x00001004 is read from	
	PREADY		PREADY
	PRDATA[32:0]		PRDATA[32:0]
PWRITE		PWRITE	
PENABLE	Mr.	PENABLE	Mr.
PSEL	Switch	PSEL	Switch Mrs.
PADDR[7:0]		PADDR[7:0]	Switch
PCLK	PADDR Addr 1 PWRITE	PCLK	
	PENABLE PROBATA		
	PREADY		18

All reads read from re	egister, all writes write 🎦	Outline	M
PWDATA[31:0]	PREADY	 Announcements 	
PWRITE PENABLE PSEL	PRDATA[32:0] 32-bit Reg D[31:0] EN D[31:0]	ReviewARM AHB-Lite	
PADDR[7:0]	>c		
PCLK	PCLK 1 T2 T3 T4 PCLK A Addr 1		
<u>PREADY</u>	PVRITE		
We are assuming Al	PB only gets lowest 8 bits of address here		20













IDLE (b00) No data transfer is required Slave must OKAY w/o waiting Slave must ignore IDLE BUSY (b01)

- Insert idle cycles in a burst
- Burst will continue afterward
 Address/control reflects peyt transfer
- Address/control reflects next transfer in burst
- Slave must OKAY w/o waiting
- Slave must ignore BUSY NONSEQ (b10)
- Indicates single transfer or first transfer of a burst
- Address/control unrelated to prior
- transfers
- SEQ (b11)
 - Remaining transfers in a burst
 Addr = prior addr + transfer size

A four beat burst with master busy and slave wait





31







